{"id":"https://openalex.org/W2418984255","doi":"https://doi.org/10.1109/tvlsi.2016.2570283","title":"Logic-Base Interconnect Design for Near Memory Computing in the Smart Memory Cube","display_name":"Logic-Base Interconnect Design for Near Memory Computing in the Smart Memory Cube","publication_year":2016,"publication_date":"2016-06-08","ids":{"openalex":"https://openalex.org/W2418984255","doi":"https://doi.org/10.1109/tvlsi.2016.2570283","mag":"2418984255"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2016.2570283","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2570283","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054896676","display_name":"Erfan Azarkhish","orcid":"https://orcid.org/0000-0003-4934-0332"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Erfan Azarkhish","raw_affiliation_strings":["Department of Electrical, Electronic and Information Engineering, University of Bologna, Bologna, Italy"],"raw_orcid":"https://orcid.org/0000-0003-4934-0332","affiliations":[{"raw_affiliation_string":"Department of Electrical, Electronic and Information Engineering, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061563791","display_name":"Christoph Pfister","orcid":"https://orcid.org/0000-0001-6422-1433"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Christoph Pfister","raw_affiliation_strings":["Signal and Information Processing Laboratory, ETH Zurich, Z\u00fcrich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Signal and Information Processing Laboratory, ETH Zurich, Z\u00fcrich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023905268","display_name":"Davide Rossi","orcid":"https://orcid.org/0000-0002-0651-5393"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Rossi","raw_affiliation_strings":["Department of Electrical, Electronic and Information Engineering, University of Bologna, Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical, Electronic and Information Engineering, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046255006","display_name":"Igor Loi","orcid":"https://orcid.org/0000-0003-3852-4662"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Igor Loi","raw_affiliation_strings":["Department of Electrical, Electronic and Information Engineering, University of Bologna, Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical, Electronic and Information Engineering, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]},{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["CH","IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["Department of Electrical, Electronic and Information Engineering, University of Bologna, Bologna, Italy","Department of Information Technology and Electrical Engineering, Swiss Federal Institute of Technology Zurich, Z\u00fcrich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical, Electronic and Information Engineering, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"Department of Information Technology and Electrical Engineering, Swiss Federal Institute of Technology Zurich, Z\u00fcrich, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.7682,"has_fulltext":false,"cited_by_count":32,"citation_normalized_percentile":{"value":0.96478617,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"25","issue":"1","first_page":"210","last_page":"223"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7812110185623169},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.6340146064758301},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.6038346290588379},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.5142149925231934},{"id":"https://openalex.org/keywords/computing-with-memory","display_name":"Computing with Memory","score":0.49294400215148926},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.4679849147796631},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4602220952510834},{"id":"https://openalex.org/keywords/interleaving","display_name":"Interleaving","score":0.459816038608551},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4291578531265259},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4191229045391083},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4070329964160919},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3262156844139099},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3185839056968689},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.2656897306442261},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1909480094909668}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7812110185623169},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.6340146064758301},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.6038346290588379},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.5142149925231934},{"id":"https://openalex.org/C152890283","wikidata":"https://www.wikidata.org/wiki/Q4129922","display_name":"Computing with Memory","level":5,"score":0.49294400215148926},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.4679849147796631},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4602220952510834},{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.459816038608551},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4291578531265259},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4191229045391083},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4070329964160919},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3262156844139099},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3185839056968689},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.2656897306442261},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1909480094909668},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2016.2570283","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2570283","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:cris.unibo.it:11585/572197","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/572197","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6299999952316284}],"awards":[{"id":"https://openalex.org/G1433445628","display_name":null,"funder_award_id":"291125","funder_id":"https://openalex.org/F4320332195","funder_display_name":"Samsung"},{"id":"https://openalex.org/G2696532819","display_name":null,"funder_award_id":"291125","funder_id":"https://openalex.org/F4320334678","funder_display_name":"European Research Council"}],"funders":[{"id":"https://openalex.org/F4320332195","display_name":"Samsung","ror":"https://ror.org/04w3jy968"},{"id":"https://openalex.org/F4320334678","display_name":"European Research Council","ror":"https://ror.org/0472cxd90"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":55,"referenced_works":["https://openalex.org/W247104752","https://openalex.org/W778455982","https://openalex.org/W1680011003","https://openalex.org/W1749461670","https://openalex.org/W1894646615","https://openalex.org/W1975237352","https://openalex.org/W1976186353","https://openalex.org/W1981220134","https://openalex.org/W1981943579","https://openalex.org/W2002740375","https://openalex.org/W2007964763","https://openalex.org/W2013435193","https://openalex.org/W2014651988","https://openalex.org/W2019526545","https://openalex.org/W2022655850","https://openalex.org/W2029945810","https://openalex.org/W2030407693","https://openalex.org/W2034297532","https://openalex.org/W2048031802","https://openalex.org/W2048466306","https://openalex.org/W2073300972","https://openalex.org/W2077395645","https://openalex.org/W2078141470","https://openalex.org/W2082375193","https://openalex.org/W2086112773","https://openalex.org/W2091240289","https://openalex.org/W2097586424","https://openalex.org/W2108268273","https://openalex.org/W2109070029","https://openalex.org/W2112098434","https://openalex.org/W2112980698","https://openalex.org/W2114440330","https://openalex.org/W2116044718","https://openalex.org/W2120004483","https://openalex.org/W2123100368","https://openalex.org/W2124969960","https://openalex.org/W2129542734","https://openalex.org/W2141527188","https://openalex.org/W2144173734","https://openalex.org/W2147657366","https://openalex.org/W2151964848","https://openalex.org/W2165697076","https://openalex.org/W2173675559","https://openalex.org/W2514417470","https://openalex.org/W3140615508","https://openalex.org/W4234059142","https://openalex.org/W4239659666","https://openalex.org/W4244607449","https://openalex.org/W4250408708","https://openalex.org/W4256373055","https://openalex.org/W6637550838","https://openalex.org/W6639565960","https://openalex.org/W6654263733","https://openalex.org/W6655987917","https://openalex.org/W6671305378"],"related_works":["https://openalex.org/W3008068282","https://openalex.org/W1575240748","https://openalex.org/W4210611780","https://openalex.org/W2003312212","https://openalex.org/W2130320819","https://openalex.org/W2782503170","https://openalex.org/W321331545","https://openalex.org/W1529285927","https://openalex.org/W4248614727","https://openalex.org/W2136268150"],"abstract_inverted_index":{"Hybrid":[0],"memory":[1,17,30,54,76,177],"cube":[2],"(HMC)":[3],"has":[4],"promised":[5],"to":[6,32,51,69,94,106,110,166,238,249,253,291],"improve":[7],"bandwidth,":[8,82],"power":[9],"consumption,":[10],"and":[11,38,59,78,85,105,135,175,200,232,275,282,294],"density":[12],"for":[13,27,128,179],"the":[14,34,45,49,70,74,96,101,118,129,132,140,158,161,187,192,204,216,229,233,242,258],"next-generation":[15],"main":[16,234],"systems.":[18],"In":[19,40],"addition,":[20],"3-D":[21],"integration":[22],"gives":[23],"a":[24,57,64,80,111,123],"second":[25],"shot":[26],"revisiting":[28],"near":[29,53],"computation":[31,55],"fill":[33],"gap":[35],"between":[36,228],"processors":[37],"memories.":[39],"this":[41,153],"paper,":[42],"we":[43],"study":[44],"required":[46],"infrastructure":[47],"inside":[48],"HMC":[50,72,163,193],"support":[52],"in":[56,117,131,139,203,223,277],"modular":[58],"flexible":[60],"fashion.":[61],"We":[62],"propose":[63],"fully":[65],"backward":[66],"compatible":[67,89],"extension":[68],"standard":[71],"called":[73],"smart":[75],"cube,":[77],"design":[79],"high":[81],"low":[83],"latency,":[84],"Advanced":[86],"eXtensible":[87],"Interface-4.0":[88],"logic":[90,263],"base":[91],"(LoB)":[92],"interconnect":[93,121,154,272],"serve":[95],"huge":[97],"bandwidth":[98,109,170],"demand":[99],"by":[100],"HMCs":[102],"serial":[103,173],"links,":[104],"provide":[107],"extra":[108],"generic":[112],"processor-in-memory":[113],"(PIM)":[114],"device":[115],"embedded":[116],"LoB.":[119],"This":[120,213],"features":[122],"novel":[124],"address":[125],"scrambling":[126,218],"mechanism":[127,219],"reduction":[130],"vault/bank":[133],"conflicts":[134],"robust":[136],"operation":[137],"even":[138,222],"presence":[141,205],"of":[142,160,191,206,244,279],"pathological":[143],"traffic":[144,208,231],"patterns.":[145],"Our":[146],"cycle":[147],"accurate":[148],"simulation":[149],"results":[150],"demonstrate":[151],"that":[152,186,270],"can":[155],"easily":[156],"meet":[157],"demands":[159],"latest":[162],"specifications":[164],"(up":[165],"205":[167],"GB/s":[168,255],"read":[169],"with":[171,265],"4":[172],"links":[174,235],"32":[176],"vaults":[178],"injected":[180],"random":[181],"traffic).":[182],"It":[183],"further":[184],"shown":[185,237],"default":[188],"addressing":[189],"scheme":[190],"(low":[194],"interleaving)":[195],"is":[196,214,236,247,273],"not":[197],"reliable":[198],"enough":[199],"operates":[201,220],"poorly":[202],"specific":[207],"patterns":[209],"from":[210],"real":[211],"applications.":[212],"while":[215],"proposed":[217],"robustly":[221],"those":[224],"cases.":[225],"The":[226],"interference":[227],"PIM":[230,245],"be":[239],"negligible":[240],"when":[241],"number":[243],"ports":[246],"limited":[248],"2,":[250],"requesting":[251],"up":[252,290],"64":[254],"without":[256],"pushing":[257],"system":[259],"into":[260],"saturation.":[261],"Finally,":[262],"synthesis":[264],"Synopsys":[266],"Design":[267],"Compiler":[268],"confirms":[269],"our":[271],"implementable":[274],"effective":[276],"terms":[278],"power,":[280],"area,":[281],"timing":[283],"(power":[284],"consumption":[285],"less":[286,296],"than":[287,297],"5":[288],"mW":[289],"1":[292],"GHz":[293],"area":[295],"0.4":[298],"mm":[299],"<sup":[300],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[301],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[302],").":[303]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}