{"id":"https://openalex.org/W2415682993","doi":"https://doi.org/10.1109/tvlsi.2016.2570252","title":"OptiFEX: A Framework for Exploring Area-Efficient Floating Point Expressions on FPGAs With Optimized Exponent/Mantissa Widths","display_name":"OptiFEX: A Framework for Exploring Area-Efficient Floating Point Expressions on FPGAs With Optimized Exponent/Mantissa Widths","publication_year":2016,"publication_date":"2016-06-08","ids":{"openalex":"https://openalex.org/W2415682993","doi":"https://doi.org/10.1109/tvlsi.2016.2570252","mag":"2415682993"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2016.2570252","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2570252","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061877015","display_name":"Alireza Mahzoon","orcid":"https://orcid.org/0000-0001-9342-1098"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Alireza Mahzoon","raw_affiliation_strings":["School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069623023","display_name":"Bijan Alizadeh","orcid":"https://orcid.org/0000-0003-4436-4597"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Bijan Alizadeh","raw_affiliation_strings":["School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5061877015"],"corresponding_institution_ids":["https://openalex.org/I23946033"],"apc_list":null,"apc_paid":null,"fwci":1.0454,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.79294734,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"25","issue":"1","first_page":"198","last_page":"209"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/exponent","display_name":"Exponent","score":0.7299689054489136},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6993468403816223},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.5541335344314575},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.5283556580543518},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4688872992992401},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36665353178977966},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.3377103805541992},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.29826420545578003},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.26217883825302124},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.21175217628479004},{"id":"https://openalex.org/keywords/geometry","display_name":"Geometry","score":0.08615615963935852}],"concepts":[{"id":"https://openalex.org/C2780388253","wikidata":"https://www.wikidata.org/wiki/Q5421508","display_name":"Exponent","level":2,"score":0.7299689054489136},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6993468403816223},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.5541335344314575},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.5283556580543518},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4688872992992401},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36665353178977966},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.3377103805541992},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.29826420545578003},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.26217883825302124},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.21175217628479004},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.08615615963935852},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2016.2570252","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2570252","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.41999998688697815,"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8"}],"awards":[{"id":"https://openalex.org/G5425677378","display_name":null,"funder_award_id":"92018585","funder_id":"https://openalex.org/F4320322243","funder_display_name":"Iran National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320322243","display_name":"Iran National Science Foundation","ror":"https://ror.org/03sr1ma14"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W116303975","https://openalex.org/W174799390","https://openalex.org/W605824955","https://openalex.org/W637775391","https://openalex.org/W1528042415","https://openalex.org/W1548182513","https://openalex.org/W1901524371","https://openalex.org/W1915967525","https://openalex.org/W1969213662","https://openalex.org/W1992401193","https://openalex.org/W2030898836","https://openalex.org/W2031766498","https://openalex.org/W2032644556","https://openalex.org/W2041091076","https://openalex.org/W2067116050","https://openalex.org/W2072118759","https://openalex.org/W2085973257","https://openalex.org/W2087843505","https://openalex.org/W2103197133","https://openalex.org/W2140716004","https://openalex.org/W2150588291","https://openalex.org/W2157618882","https://openalex.org/W2169004268","https://openalex.org/W2549584611","https://openalex.org/W2889447872","https://openalex.org/W3138624857","https://openalex.org/W6607097048"],"related_works":["https://openalex.org/W2392910503","https://openalex.org/W2965967938","https://openalex.org/W2073045545","https://openalex.org/W2134728271","https://openalex.org/W2156861511","https://openalex.org/W2385361820","https://openalex.org/W2035947216","https://openalex.org/W4225679470","https://openalex.org/W2105038158","https://openalex.org/W2998124773"],"abstract_inverted_index":{"Field-programmable":[0],"gate":[1],"arrays":[2],"(FPGAs)":[3],"could":[4],"outperform":[5],"microprocessors":[6],"on":[7,16,53,72,81,206],"floating":[8,49,63,109],"point":[9,50,64,110],"computations":[10],"due":[11],"to":[12,105,155,170,184,194],"massive":[13],"parallelism,":[14],"freedom":[15],"the":[17,37,46,60,73,82,89,115,119,130,135,139,146,160,173,186,196,202,207],"selection":[18],"of":[19,24,32,36,48,62,88,114,167,175,201],"exponent/mantissa":[20],"width,":[21],"and":[22,27,34,75,86,118,121,137,163,210],"utilization":[23],"simplified":[25],"adders":[26],"multipliers.":[28],"However,":[29],"optimized":[30],"use":[31,166],"resources":[33],"accuracy":[35],"final":[38,90],"implemented":[39],"expression":[40,66,111],"are":[41],"two":[42],"important":[43],"issues":[44],"in":[45,112,134,199],"implementation":[47],"arithmetic":[51,68],"expressions":[52,158,198],"FPGAs.":[54],"High-level":[55],"optimizations":[56],"such":[57],"as":[58],"changing":[59],"form":[61],"initial":[65,108,161],"by":[67,145],"rules":[69],"or":[70],"deciding":[71],"exponent":[74,120,211],"mantissa":[76,122,187,209],"widths":[77,123],"have":[78],"significant":[79],"effects":[80],"resource":[83,116,203],"usage,":[84],"accuracy,":[85],"efficiency":[87],"implementation.":[91],"In":[92],"this":[93],"paper,":[94],"we":[95,149,164,190],"introduce":[96,191],"an":[97,107,192],"optimization":[98],"framework":[99],"called":[100],"OptiFEX,":[101],"which":[102],"enables":[103],"designers":[104],"optimize":[106],"terms":[113,200],"usage":[117,204],"based":[124,205],"on:":[125],"1)":[126],"input":[127],"intervals;":[128],"2)":[129],"smallest":[131],"presentable":[132],"number":[133],"implementation;":[136],"3)":[138],"maximum":[140],"permitted":[141],"error":[142],"interval":[143],"provided":[144],"designer.":[147],"First,":[148],"come":[150],"up":[151,172],"with":[152],"some":[153,168],"techniques":[154],"generate":[156],"equivalent":[157,176],"for":[159],"expression,":[162],"make":[165],"heuristics":[169],"speed":[171],"process":[174],"expressions'":[177],"generation.":[178],"We":[179],"also":[180],"propose":[181],"a":[182],"method":[183],"estimate":[185],"width.":[188],"Finally,":[189],"algorithm":[193],"choose":[195],"best":[197],"estimated":[208],"widths.":[212]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}