{"id":"https://openalex.org/W2418937170","doi":"https://doi.org/10.1109/tvlsi.2016.2569562","title":"Soft Error Rate Reduction of Combinational Circuits Using Gate Sizing in the Presence of Process Variations","display_name":"Soft Error Rate Reduction of Combinational Circuits Using Gate Sizing in the Presence of Process Variations","publication_year":2016,"publication_date":"2016-05-30","ids":{"openalex":"https://openalex.org/W2418937170","doi":"https://doi.org/10.1109/tvlsi.2016.2569562","mag":"2418937170"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2016.2569562","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2569562","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078040742","display_name":"Mohsen Raji","orcid":"https://orcid.org/0000-0001-7113-5197"},"institutions":[{"id":"https://openalex.org/I166459259","display_name":"Shiraz University","ror":"https://ror.org/028qtbk54","country_code":"IR","type":"education","lineage":["https://openalex.org/I166459259"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mohsen Raji","raw_affiliation_strings":["Computer Engineering and IT Department, School of Electrical and Computer Engineering, Shiraz University, Shiraz, Iran"],"raw_orcid":"https://orcid.org/0000-0001-7113-5197","affiliations":[{"raw_affiliation_string":"Computer Engineering and IT Department, School of Electrical and Computer Engineering, Shiraz University, Shiraz, Iran","institution_ids":["https://openalex.org/I166459259"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028010546","display_name":"Behnam Ghavami","orcid":"https://orcid.org/0000-0001-5391-383X"},"institutions":[{"id":"https://openalex.org/I115566878","display_name":"Shahid Bahonar University of Kerman","ror":"https://ror.org/04zn42r77","country_code":"IR","type":"education","lineage":["https://openalex.org/I115566878"]},{"id":"https://openalex.org/I4210146419","display_name":"Institute for Research in Fundamental Sciences","ror":"https://ror.org/04xreqs31","country_code":"IR","type":"facility","lineage":["https://openalex.org/I4210146419"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Behnam Ghavami","raw_affiliation_strings":["Department of Engineering, Shahid Bahonar University of Kerman, Kerman, Iran","School of Computer Science, Institute for Research in Fundamental Sciences (IPM), Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Engineering, Shahid Bahonar University of Kerman, Kerman, Iran","institution_ids":["https://openalex.org/I115566878"]},{"raw_affiliation_string":"School of Computer Science, Institute for Research in Fundamental Sciences (IPM), Tehran, Iran","institution_ids":["https://openalex.org/I4210146419"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2474,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.8155613,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"25","issue":"1","first_page":"247","last_page":"260"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.6987706422805786},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6496050953865051},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6210645437240601},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5346696972846985},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5337954759597778},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5272316336631775},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5168943405151367},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4896295666694641},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.44518300890922546},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4308682084083557},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.3551146388053894},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.31540149450302124},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.31109750270843506},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16010582447052002}],"concepts":[{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.6987706422805786},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6496050953865051},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6210645437240601},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5346696972846985},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5337954759597778},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5272316336631775},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5168943405151367},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4896295666694641},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.44518300890922546},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4308682084083557},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.3551146388053894},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.31540149450302124},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.31109750270843506},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16010582447052002},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2016.2569562","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2569562","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":45,"referenced_works":["https://openalex.org/W1517661712","https://openalex.org/W1569550779","https://openalex.org/W1667165204","https://openalex.org/W1967709031","https://openalex.org/W1968315213","https://openalex.org/W1974429638","https://openalex.org/W1980704844","https://openalex.org/W1996241861","https://openalex.org/W1999018339","https://openalex.org/W2006751628","https://openalex.org/W2014248343","https://openalex.org/W2033443176","https://openalex.org/W2048751700","https://openalex.org/W2054113966","https://openalex.org/W2061281371","https://openalex.org/W2070284551","https://openalex.org/W2071068906","https://openalex.org/W2094372383","https://openalex.org/W2097189270","https://openalex.org/W2097385122","https://openalex.org/W2098864349","https://openalex.org/W2111713070","https://openalex.org/W2117648153","https://openalex.org/W2119225580","https://openalex.org/W2126693329","https://openalex.org/W2135335377","https://openalex.org/W2142213725","https://openalex.org/W2143966548","https://openalex.org/W2144546750","https://openalex.org/W2147082520","https://openalex.org/W2148283467","https://openalex.org/W2151966987","https://openalex.org/W2158750015","https://openalex.org/W2162935501","https://openalex.org/W2169213530","https://openalex.org/W2170039577","https://openalex.org/W2180580882","https://openalex.org/W2242458479","https://openalex.org/W2942228371","https://openalex.org/W2979917050","https://openalex.org/W3136574459","https://openalex.org/W3144286968","https://openalex.org/W4236812793","https://openalex.org/W6634336121","https://openalex.org/W6642029289"],"related_works":["https://openalex.org/W2531550288","https://openalex.org/W2149041233","https://openalex.org/W2171347834","https://openalex.org/W2066042903","https://openalex.org/W3040935927","https://openalex.org/W2066664769","https://openalex.org/W2090025763","https://openalex.org/W1993206924","https://openalex.org/W2036412341","https://openalex.org/W2154207847"],"abstract_inverted_index":{"Soft":[0],"errors":[1],"in":[2,36,95,109,209],"combinational":[3,34],"logic":[4],"circuits":[5,35],"are":[6,107],"emerging":[7],"as":[8,57],"a":[9,20,58,63,91,110,114,155],"significant":[10],"reliability":[11],"concern":[12],"for":[13,73,78,196],"nanoscale":[14],"VLSI":[15],"designs.":[16],"This":[17],"paper":[18],"presents":[19],"novel":[21],"sensitivity-based":[22],"gate":[23,92],"sizing":[24],"methodology":[25,162],"to":[26,61,103,146,244],"reduce":[27],"the":[28,37,49,54,80,97,100,104,134,137,150,159,164,180,203,210,215,218,223,232],"soft":[29,198],"error":[30,199],"rate":[31,200],"(SER)":[32],"of":[33,39,51,53,82,85,154,166,217,238],"presence":[38],"process":[40,172],"variations.":[41],"The":[42,118,128,175],"proposed":[43,119,135,181,219,233],"method":[44,182,234],"is":[45,76,229,235],"based":[46,225],"on":[47,226],"modeling":[48],"statistics":[50],"SER":[52,86,106,123,140,152,187],"circuit":[55,83,105,138,156],"gates":[56,84,98],"random":[59,87],"variable":[60],"formulate":[62],"statistical":[64,115,139,197],"optimization":[65,220,224],"problem.":[66],"A":[67],"backward":[68],"traversing":[69],"algorithm":[70,94,120,221],"with":[71,99,149,190,222],"capability":[72],"incremental":[74,246],"analysis":[75,195,247],"developed":[77],"computing":[79],"distribution":[81],"variables.":[88],"We":[89],"present":[90],"resizing":[93],"which":[96],"most":[101,204],"contribution":[102],"selected":[108],"candidate":[111],"set":[112],"using":[113,133,158,193],"ordering":[116],"approach.":[117],"trades":[121],"off":[122],"reduction":[124,153,188],"and":[125],"area":[126,168],"overheads.":[127],"experimental":[129,212],"results":[130,176],"show":[131,178],"that":[132,179,191,231],"methodology,":[136],"can":[141],"be":[142],"reduced":[143],"by":[144],"up":[145],"56.4%":[147],"compared":[148,189],"14.8%":[151],"obtained":[157,192],"worst":[160],"case":[161],"at":[163],"expense":[165],"10%":[167,171],"overhead":[169],"under":[170],"variation":[173],"ratio.":[174],"also":[177],"achieves":[183],"about":[184],"40%":[185],"more":[186],"closed-form":[194],"estimation":[201],"(CASSER),":[202],"recently":[205],"published":[206],"similar":[207],"work,":[208],"same":[211],"conditions.":[213],"Comparing":[214],"runtime":[216],"CASSER,":[227],"it":[228],"observed":[230],"two":[236],"orders":[237],"magnitude":[239],"faster":[240],"than":[241],"CASSER":[242],"due":[243],"its":[245],"property.":[248]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":5},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}