{"id":"https://openalex.org/W2344619236","doi":"https://doi.org/10.1109/tvlsi.2016.2553106","title":"Designing Low Power and Durable Digital Blocks Using Shadow Nanoelectromechanical Relays","display_name":"Designing Low Power and Durable Digital Blocks Using Shadow Nanoelectromechanical Relays","publication_year":2016,"publication_date":"2016-04-29","ids":{"openalex":"https://openalex.org/W2344619236","doi":"https://doi.org/10.1109/tvlsi.2016.2553106","mag":"2344619236"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2016.2553106","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2553106","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/227035","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035517387","display_name":"Sadegh Yazdanshenas","orcid":"https://orcid.org/0000-0002-1044-4460"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Sadegh Yazdanshenas","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","Department of Computer Engineering, Sharif University of technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]},{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060490428","display_name":"Behnam Khaleghi","orcid":"https://orcid.org/0000-0002-3655-0501"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Behnam Khaleghi","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","Department of Computer Engineering, Sharif University of technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]},{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020575991","display_name":"Paolo Ienne","orcid":"https://orcid.org/0000-0002-6142-7345"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Paolo Ienne","raw_affiliation_strings":["School of Computer and Communication Sciences, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"School of Computer and Communication Sciences, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088069234","display_name":"Hossein Asadi","orcid":"https://orcid.org/0000-0002-0264-3865"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Hossein Asadi","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","Department of Computer Engineering, Sharif University of technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]},{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5035517387"],"corresponding_institution_ids":["https://openalex.org/I133529467"],"apc_list":null,"apc_paid":null,"fwci":0.1838,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.55415816,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"24","issue":"12","first_page":"3489","last_page":"3498"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10923","display_name":"Force Microscopy Techniques and Applications","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11272","display_name":"Nanowire Synthesis and Applications","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5819076299667358},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5268413424491882},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4864932894706726},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4527077078819275},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.450178325176239},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3872871994972229},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.19567930698394775}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5819076299667358},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5268413424491882},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4864932894706726},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4527077078819275},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.450178325176239},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3872871994972229},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.19567930698394775}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2016.2553106","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2553106","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:infoscience.epfl.ch:227035","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/227035","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:227035","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/227035","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":39,"referenced_works":["https://openalex.org/W202046614","https://openalex.org/W1965632987","https://openalex.org/W1965907798","https://openalex.org/W1968286361","https://openalex.org/W1971971073","https://openalex.org/W1974370851","https://openalex.org/W1976834654","https://openalex.org/W1984105700","https://openalex.org/W1991137688","https://openalex.org/W2006272837","https://openalex.org/W2009197670","https://openalex.org/W2009608485","https://openalex.org/W2020998658","https://openalex.org/W2025374191","https://openalex.org/W2040311393","https://openalex.org/W2044404967","https://openalex.org/W2056057756","https://openalex.org/W2065849008","https://openalex.org/W2069296065","https://openalex.org/W2074599790","https://openalex.org/W2077070937","https://openalex.org/W2101255702","https://openalex.org/W2105407012","https://openalex.org/W2106313286","https://openalex.org/W2106382833","https://openalex.org/W2106775553","https://openalex.org/W2120241750","https://openalex.org/W2137370202","https://openalex.org/W2139008889","https://openalex.org/W2155583994","https://openalex.org/W2157447136","https://openalex.org/W2159697637","https://openalex.org/W2171549192","https://openalex.org/W2172064075","https://openalex.org/W3147376636","https://openalex.org/W3147788730","https://openalex.org/W4231535434","https://openalex.org/W4239175426","https://openalex.org/W6608142488"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W3151633427","https://openalex.org/W2212894501","https://openalex.org/W2793465010","https://openalex.org/W3024050170","https://openalex.org/W4293253840","https://openalex.org/W4378977321","https://openalex.org/W1976168335","https://openalex.org/W4308090481","https://openalex.org/W3211992815"],"abstract_inverted_index":{"Nanoelectromechanical":[0],"(NEM)":[1],"relays":[2,31,98,124,176],"are":[3,72],"a":[4,28,87,112,117,127,146],"promising":[5],"emerging":[6],"technology":[7],"that":[8,173],"has":[9],"gained":[10],"widespread":[11,48],"research":[12],"attention":[13],"due":[14],"to":[15,58,90,114,145,187],"its":[16],"zero":[17],"leakage":[18],"current,":[19],"sharp":[20],"ON-OFF":[21],"transitions,":[22],"and":[23,69,125,167],"complementary":[24],"metal-oxide-semiconductor":[25],"compatibility.":[26],"As":[27],"result,":[29],"NEM":[30,64,83,97,123,132,175,196],"have":[32,142],"been":[33],"significantly":[34],"investigated":[35],"as":[36,150],"highly":[37],"energy-efficient":[38],"design":[39],"solutions.":[40],"A":[41],"major":[42],"shortcoming":[43],"of":[44,63,81,95,138,159,182,195],"NEMs":[45],"preventing":[46],"their":[47,51,100],"use":[49],"is":[50,86],"limited":[52,192],"switching":[53,102,193],"endurance.":[54,103],"Hence,":[55],"in":[56,111,163],"order":[57],"utilize":[59],"the":[60,79,92,96,136,157,179,191],"low-power":[61],"advantages":[62],"relays,":[65,84],"further":[66],"device,":[67],"circuit,":[68],"architectural":[70],"techniques":[71],"required.":[73],"In":[74],"this":[75,139,160],"paper,":[76],"we":[77,141],"introduce":[78],"concept":[80],"shadow":[82,174],"which":[85],"circuit-level":[88],"technique":[89,105],"leverage":[91],"energy":[93],"efficiency":[94],"despite":[99],"low":[101,118],"This":[104],"creates":[106],"two":[107],"virtual":[108],"ground":[109],"nodes":[110],"block":[113],"allow:":[115],"1)":[116],"power":[119,180],"mode":[120,129],"with":[121,130],"functional":[122],"2)":[126],"normal":[128],"failed":[131],"relays.":[133,197],"To":[134],"demonstrate":[135],"applicability":[137,158],"concept,":[140],"applied":[143],"it":[144],"six-transistor":[147],"SRAM":[148,161,183],"cell":[149,162],"an":[151],"illustrative":[152],"example.":[153],"We":[154],"also":[155],"investigate":[156],"field-programmable":[164],"gate":[165],"arrays":[166],"on-chip":[168],"caches.":[169],"Experimental":[170],"results":[171],"reveal":[172],"can":[177],"reduce":[178],"consumption":[181],"cells":[184],"by":[185],"up":[186],"80%":[188],"while":[189],"addressing":[190],"endurance":[194]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}