{"id":"https://openalex.org/W2344883001","doi":"https://doi.org/10.1109/tvlsi.2016.2551243","title":"Emulation-Based Analysis of System-on-Chip Performance Under Variations","display_name":"Emulation-Based Analysis of System-on-Chip Performance Under Variations","publication_year":2016,"publication_date":"2016-04-29","ids":{"openalex":"https://openalex.org/W2344883001","doi":"https://doi.org/10.1109/tvlsi.2016.2551243","mag":"2344883001"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2016.2551243","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2551243","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014678802","display_name":"Vivek Kozhikkottu","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Vivek Joy Kozhikkottu","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045219356","display_name":"Rangharajan Venkatesan","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rangharajan Venkatesan","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065766721","display_name":"Anand Raghunathan","orcid":"https://orcid.org/0000-0002-4624-564X"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anand Raghunathan","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5105369696","display_name":"Sujit Dey","orcid":"https://orcid.org/0000-0001-9671-3950"},"institutions":[{"id":"https://openalex.org/I160856358","display_name":"University of San Diego","ror":"https://ror.org/03jbbze48","country_code":"US","type":"education","lineage":["https://openalex.org/I160856358"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sujit Dey","raw_affiliation_strings":["School of Electrical and Computer Engineering, University of San Diego, San Diego, CA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, University of San Diego, San Diego, CA, USA","institution_ids":["https://openalex.org/I160856358"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5014678802"],"corresponding_institution_ids":["https://openalex.org/I219193219"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.02618768,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"24","issue":"12","first_page":"3401","last_page":"3414"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.7877131104469299},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7623838186264038},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.6385909914970398},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4361538589000702},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.421843945980072},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39535096287727356},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33069491386413574}],"concepts":[{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.7877131104469299},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7623838186264038},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.6385909914970398},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4361538589000702},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.421843945980072},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39535096287727356},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33069491386413574},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2016.2551243","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2551243","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G223482900","display_name":null,"funder_award_id":"0916117","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":39,"referenced_works":["https://openalex.org/W5385147","https://openalex.org/W87152119","https://openalex.org/W1964782602","https://openalex.org/W1967709031","https://openalex.org/W1972649107","https://openalex.org/W1978708760","https://openalex.org/W2000284467","https://openalex.org/W2033443176","https://openalex.org/W2039490436","https://openalex.org/W2044069930","https://openalex.org/W2045163940","https://openalex.org/W2048719801","https://openalex.org/W2053373629","https://openalex.org/W2071225775","https://openalex.org/W2098143668","https://openalex.org/W2103028594","https://openalex.org/W2104172936","https://openalex.org/W2105303588","https://openalex.org/W2110283673","https://openalex.org/W2115515513","https://openalex.org/W2117648153","https://openalex.org/W2124465240","https://openalex.org/W2125892790","https://openalex.org/W2130861573","https://openalex.org/W2130935887","https://openalex.org/W2132621842","https://openalex.org/W2137619032","https://openalex.org/W2150401140","https://openalex.org/W2151987239","https://openalex.org/W2154054117","https://openalex.org/W2155118152","https://openalex.org/W2161263672","https://openalex.org/W2315395592","https://openalex.org/W2797236781","https://openalex.org/W4242812063","https://openalex.org/W4248393726","https://openalex.org/W4251853244","https://openalex.org/W4254274752","https://openalex.org/W6675507015"],"related_works":["https://openalex.org/W2154523322","https://openalex.org/W2083200807","https://openalex.org/W2364195017","https://openalex.org/W2049983405","https://openalex.org/W2355430452","https://openalex.org/W1603137082","https://openalex.org/W2392315374","https://openalex.org/W1951195060","https://openalex.org/W2351776620","https://openalex.org/W2352195574"],"abstract_inverted_index":{"The":[0,101],"scaling":[1,47],"of":[2,24,36,44,68,72,79,88,103,109,164,224,234,245,264,278],"integrated":[3],"circuits":[4],"into":[5,93,143],"the":[6,22,30,42,61,66,70,77,106,126,157,205,210,222,232,243,261,268,276,287],"nanometer":[7],"regime":[8],"has":[9],"led":[10],"to":[11,51,131,136,156,201,230,250,280],"variations":[12,45,104],"emerging":[13],"as":[14,120],"a":[15,52,85,144,190],"primary":[16],"design":[17,26,53,251,283],"concern.":[18],"Most":[19],"efforts":[20],"in":[21,41,76],"area":[23],"variation-tolerant":[25,252],"have":[27,48],"focused":[28],"on":[29,105],"physical,":[31],"circuit,":[32],"and":[33,96,153,167,212,273,284],"logic":[34],"levels":[35],"abstraction.":[37],"However,":[38,125],"inevitable":[39],"increases":[40],"magnitude":[43],"with":[46,267],"elevated":[49],"them":[50],"concern":[54],"that":[55,90,129,176],"must":[56],"be":[57,114,132],"addressed":[58,133],"starting":[59],"at":[60,286],"system":[62,186,288],"level.":[63,289],"We":[64,174,188,219,241],"address":[65],"problem":[67],"analyzing":[69],"performance":[71,146,180,196,206,262],"system-onchip":[73],"(SoC)":[74],"architectures":[75,253],"presence":[78],"variations.":[80],"A":[81],"modern":[82],"SoC":[83,111,195],"is":[84,134,150],"complex":[86,152],"ensemble":[87],"components":[89,112],"are":[91],"organized":[92],"multiple":[94,170],"voltage":[95],"frequency":[97,141],"domains":[98],"or":[99],"islands.":[100],"impact":[102],"clock":[107,140],"frequencies":[108],"individual":[110],"may":[113],"analyzed":[115],"using":[116],"existing":[117],"tools,":[118],"such":[119],"circuit-level":[121],"statistical":[122],"timing":[123],"analysis.":[124],"key":[127],"challenge":[128],"needs":[130],"how":[135],"translate":[137],"these":[138],"component-level":[139],"distributions":[142],"system-level":[145,171],"distribution.":[147],"This":[148],"task":[149],"particularly":[151],"challenging":[154],"due":[155],"interdependences":[158],"between":[159,169],"components'":[160],"execution,":[161],"indirect":[162],"effects":[163],"shared":[165],"resources,":[166],"interactions":[168],"execution":[172],"paths.":[173],"argue":[175],"an":[177],"accurate":[178],"variation-aware":[179,282],"analysis":[181,197,207],"requires":[182],"Monte":[183,216,238],"Carlo-based":[184,217],"repeated":[185],"execution.":[187],"describe":[189],"framework":[191],"variability":[192],"emulation":[193,200],"for":[194,237,254],"(VESPA)-that":[198],"leverages":[199],"significantly":[202],"speed":[203],"up":[204],"without":[208],"sacrificing":[209],"generality":[211],"accuracy":[213],"achieved":[214],"by":[215,226,247],"simulation.":[218],"further":[220],"improve":[221],"efficiency":[223],"VESPA":[225,246,279],"utilizing":[227],"correlated":[228],"sampling":[229],"reduce":[231],"number":[233],"samples":[235],"needed":[236],"Carlo":[239],"simulations.":[240],"demonstrate":[242],"utility":[244],"applying":[248],"it":[249],"three":[255],"example":[256],"SoCs.":[257],"Our":[258],"experiments":[259],"show":[260],"improvements":[263],"~180\u00d7":[265],"compared":[266],"state-of-the-art":[269],"hardware-software":[270],"cosimulation":[271],"tools":[272],"also":[274],"underscore":[275],"potential":[277],"enable":[281],"exploration":[285]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}