{"id":"https://openalex.org/W2357026499","doi":"https://doi.org/10.1109/tvlsi.2016.2550603","title":"All-Digital ON-Chip Process Sensor Using Ratioed Inverter-Based Ring Oscillator","display_name":"All-Digital ON-Chip Process Sensor Using Ratioed Inverter-Based Ring Oscillator","publication_year":2016,"publication_date":"2016-01-01","ids":{"openalex":"https://openalex.org/W2357026499","doi":"https://doi.org/10.1109/tvlsi.2016.2550603","mag":"2357026499"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2016.2550603","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2550603","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077472696","display_name":"Young-Jae An","orcid":null},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Young-Jae An","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109180346","display_name":"Dong\u2010Hoon Jung","orcid":null},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Dong-Hoon Jung","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-5720-4149","affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084041151","display_name":"Kyungho Ryu","orcid":"https://orcid.org/0000-0002-0354-4797"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kyungho Ryu","raw_affiliation_strings":["Samsung Electronics Company Ltd., Yongin, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Samsung Electronics Company Ltd., Yongin, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068313014","display_name":"Hyuck Sang Yim","orcid":null},"institutions":[{"id":"https://openalex.org/I134353371","display_name":"SK Group (South Korea)","ror":"https://ror.org/03696td91","country_code":"KR","type":"company","lineage":["https://openalex.org/I134353371"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyuck Sang Yim","raw_affiliation_strings":["Advanced Design, DRAM Design Group, SK Hynix Inc., Icheon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Design, DRAM Design Group, SK Hynix Inc., Icheon, South Korea","institution_ids":["https://openalex.org/I134353371"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109424862","display_name":"Seong-Ook Jung","orcid":"https://orcid.org/0000-0002-5720-4149"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seong-Ook Jung","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-5720-4149","affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0502,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.76635858,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"11"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.9695010185241699},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.8979483246803284},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.834099292755127},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.7566382884979248},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.46533361077308655},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4652700424194336},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.4613926410675049},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4557769298553467},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4221602976322174},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4193207323551178},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.41374433040618896},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3644711375236511},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.34009039402008057},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.24653726816177368}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.9695010185241699},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.8979483246803284},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.834099292755127},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.7566382884979248},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.46533361077308655},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4652700424194336},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.4613926410675049},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4557769298553467},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4221602976322174},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4193207323551178},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.41374433040618896},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3644711375236511},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.34009039402008057},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.24653726816177368},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2016.2550603","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2550603","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.75,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1966516525","https://openalex.org/W1967709031","https://openalex.org/W2001114775","https://openalex.org/W2004049596","https://openalex.org/W2011795786","https://openalex.org/W2015710739","https://openalex.org/W2030613819","https://openalex.org/W2035461948","https://openalex.org/W2041626447","https://openalex.org/W2063559373","https://openalex.org/W2074293309","https://openalex.org/W2081186910","https://openalex.org/W2087429211","https://openalex.org/W2098092384","https://openalex.org/W2099273140","https://openalex.org/W2112147975","https://openalex.org/W2112723377","https://openalex.org/W2114621701","https://openalex.org/W2116122398","https://openalex.org/W2118372864","https://openalex.org/W2128626389","https://openalex.org/W2130719086","https://openalex.org/W2134067926","https://openalex.org/W2146750110","https://openalex.org/W2151218494","https://openalex.org/W2153292994","https://openalex.org/W2155636448","https://openalex.org/W2156831707","https://openalex.org/W2169671942","https://openalex.org/W4285719527","https://openalex.org/W6657928447"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W2745127909","https://openalex.org/W2537099411","https://openalex.org/W2085719533","https://openalex.org/W3104408177","https://openalex.org/W2947980285","https://openalex.org/W2048420745"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"an":[3],"all-digital":[4],"ON-chip":[5,83],"process":[6,32,47,67,90,100,122,135],"sensor":[7,68,91,101,129],"using":[8,54,72,104],"a":[9,81,95,105],"ratioed":[10,20,56],"inverter-based":[11,21],"ring":[12,22,37,78],"oscillator":[13,38],"is":[14,39,92,102,144,163],"proposed.":[15],"Two":[16],"types":[17,76],"of":[18,60,77,87,140],"the":[19,46,50,55,85,88,120,127,134,137,141,154,160],"oscillators,":[23],"nMOS":[24,35,51,62],"and":[25],"pMOS":[26],"types,":[27],"are":[28],"proposed":[29,89,99,128],"to":[30,41,45],"sense":[31,132],"variation.":[33],"The":[34,98,149],"(pMOS)-type":[36],"designed":[40],"improve":[42],"its":[43],"sensitivity":[44],"variation":[48],"in":[49],"(pMOS)":[52,63],"transistors":[53],"inverter":[57],"that":[58,116,153],"consists":[59],"only":[61,73],"transistors.":[64],"A":[65],"compact":[66],"can":[69,130],"be":[70],"realized":[71],"these":[74],"two":[75],"oscillators.":[79],"For":[80],"suitable":[82],"implementation,":[84],"output":[86],"provided":[93],"with":[94,159],"digital":[96],"code.":[97],"fabricated":[103,113,142],"0.13-\u03bcm":[106],"CMOS":[107],"technology.":[108],"Measurement":[109],"results":[110,151],"from":[111],"30":[112],"chips":[114,118,143],"show":[115,152],"all":[117,133],"have":[119],"same":[121],"corner.":[123],"To":[124],"verify":[125],"whether":[126],"properly":[131],"corners,":[136],"threshold":[138],"voltage":[139],"shifted":[145],"by":[146],"body":[147],"biasing.":[148],"verification":[150],"measured":[155],"code":[156],"error":[157],"compared":[158],"postlayout":[161],"simulation":[162],"less":[164],"than":[165],"2.92%.":[166]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":4}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}