{"id":"https://openalex.org/W2335843887","doi":"https://doi.org/10.1109/tvlsi.2016.2547958","title":"A 24- $\\mu \\text{W}$ 12-bit 1-MS/s SAR ADC With Two-Step Decision DAC Switching in 110-nm CMOS","display_name":"A 24- $\\mu \\text{W}$ 12-bit 1-MS/s SAR ADC With Two-Step Decision DAC Switching in 110-nm CMOS","publication_year":2016,"publication_date":"2016-04-20","ids":{"openalex":"https://openalex.org/W2335843887","doi":"https://doi.org/10.1109/tvlsi.2016.2547958","mag":"2335843887"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2016.2547958","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2547958","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087717813","display_name":"Yung\u2010Hui Chung","orcid":null},"institutions":[{"id":"https://openalex.org/I154864474","display_name":"National Taiwan University of Science and Technology","ror":"https://ror.org/00q09pe49","country_code":"TW","type":"education","lineage":["https://openalex.org/I154864474"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yung-Hui Chung","raw_affiliation_strings":["Department of Electronic and Computer Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Computer Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan","institution_ids":["https://openalex.org/I154864474"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064155293","display_name":"Chia\u2010Wei Yen","orcid":null},"institutions":[{"id":"https://openalex.org/I154864474","display_name":"National Taiwan University of Science and Technology","ror":"https://ror.org/00q09pe49","country_code":"TW","type":"education","lineage":["https://openalex.org/I154864474"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chia-Wei Yen","raw_affiliation_strings":["Department of Electronic and Computer Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Computer Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan","institution_ids":["https://openalex.org/I154864474"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002093232","display_name":"Meng-Hsuan Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Meng-Hsuan Wu","raw_affiliation_strings":["MediaTek Inc., Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"MediaTek Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5087717813"],"corresponding_institution_ids":["https://openalex.org/I154864474"],"apc_list":null,"apc_paid":null,"fwci":0.6838,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.70304547,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"24","issue":"11","first_page":"3334","last_page":"3344"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.9551464319229126},{"id":"https://openalex.org/keywords/integral-nonlinearity","display_name":"Integral nonlinearity","score":0.8562377691268921},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.7312257885932922},{"id":"https://openalex.org/keywords/differential-nonlinearity","display_name":"Differential nonlinearity","score":0.700301468372345},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6213674545288086},{"id":"https://openalex.org/keywords/least-significant-bit","display_name":"Least significant bit","score":0.5406898856163025},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5253526568412781},{"id":"https://openalex.org/keywords/figure-of-merit","display_name":"Figure of merit","score":0.5161126852035522},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5137115716934204},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.5075706243515015},{"id":"https://openalex.org/keywords/effective-number-of-bits","display_name":"Effective number of bits","score":0.4643115997314453},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.45490607619285583},{"id":"https://openalex.org/keywords/glitch","display_name":"Glitch","score":0.4297794699668884},{"id":"https://openalex.org/keywords/digital-to-analog-converter","display_name":"Digital-to-analog converter","score":0.41497549414634705},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.400348424911499},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3553754389286041},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3510066270828247},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28075116872787476},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.21878737211227417},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2014719545841217},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.07441771030426025}],"concepts":[{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.9551464319229126},{"id":"https://openalex.org/C130829357","wikidata":"https://www.wikidata.org/wiki/Q1665386","display_name":"Integral nonlinearity","level":4,"score":0.8562377691268921},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.7312257885932922},{"id":"https://openalex.org/C71217194","wikidata":"https://www.wikidata.org/wiki/Q575958","display_name":"Differential nonlinearity","level":3,"score":0.700301468372345},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6213674545288086},{"id":"https://openalex.org/C4305246","wikidata":"https://www.wikidata.org/wiki/Q3885225","display_name":"Least significant bit","level":2,"score":0.5406898856163025},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5253526568412781},{"id":"https://openalex.org/C130277099","wikidata":"https://www.wikidata.org/wiki/Q3676605","display_name":"Figure of merit","level":2,"score":0.5161126852035522},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5137115716934204},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.5075706243515015},{"id":"https://openalex.org/C16671190","wikidata":"https://www.wikidata.org/wiki/Q505579","display_name":"Effective number of bits","level":3,"score":0.4643115997314453},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.45490607619285583},{"id":"https://openalex.org/C191287063","wikidata":"https://www.wikidata.org/wiki/Q543281","display_name":"Glitch","level":3,"score":0.4297794699668884},{"id":"https://openalex.org/C2779879419","wikidata":"https://www.wikidata.org/wiki/Q210863","display_name":"Digital-to-analog converter","level":3,"score":0.41497549414634705},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.400348424911499},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3553754389286041},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3510066270828247},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28075116872787476},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.21878737211227417},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2014719545841217},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.07441771030426025},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2016.2547958","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2547958","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G876511326","display_name":null,"funder_award_id":"MOST 103-2221-E-011-161-MY3","funder_id":"https://openalex.org/F4320322795","funder_display_name":"Ministry of Science and Technology, Taiwan"}],"funders":[{"id":"https://openalex.org/F4320322410","display_name":"MediaTek","ror":"https://ror.org/05g9jck81"},{"id":"https://openalex.org/F4320322795","display_name":"Ministry of Science and Technology, Taiwan","ror":"https://ror.org/02kv4zf79"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1528298974","https://openalex.org/W1602282536","https://openalex.org/W1972059324","https://openalex.org/W1976274808","https://openalex.org/W2029445676","https://openalex.org/W2038370925","https://openalex.org/W2050430018","https://openalex.org/W2053451635","https://openalex.org/W2056184138","https://openalex.org/W2070631620","https://openalex.org/W2072003647","https://openalex.org/W2081209430","https://openalex.org/W2093400426","https://openalex.org/W2101004723","https://openalex.org/W2101335318","https://openalex.org/W2135751681","https://openalex.org/W2142037882","https://openalex.org/W2142753319","https://openalex.org/W2161493898","https://openalex.org/W2164251692","https://openalex.org/W2172010302","https://openalex.org/W4247114301","https://openalex.org/W6633028281","https://openalex.org/W6658141173","https://openalex.org/W6663796909"],"related_works":["https://openalex.org/W2135048255","https://openalex.org/W2139520010","https://openalex.org/W2019115495","https://openalex.org/W2207354743","https://openalex.org/W2999437256","https://openalex.org/W4295684761","https://openalex.org/W2999631942","https://openalex.org/W2917210605","https://openalex.org/W2767149846","https://openalex.org/W2131026489"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3,98],"energy-efficient":[4],"12-bit":[5],"successive":[6],"approximation":[7],"(SA)":[8],"register":[9],"analog-to-digital":[10],"converter":[11,24],"(ADC)":[12],"for":[13,28,81],"high-performance":[14],"sensor":[15],"systems.":[16],"The":[17,37,48,91,124,152,165],"ADC":[18,84],"uses":[19],"a":[20,113,120,182],"two-step":[21],"decision":[22],"digital-to-analog":[23],"(DAC)":[25],"switching":[26,50,62],"scheme":[27,38,51],"improving":[29,82],"the":[30,41,65,83,129,145,155,175],"DAC":[31,44,54,61,78],"linearity":[32],"with":[33],"small":[34],"capacitor":[35,77],"arrays.":[36],"effectively":[39],"eliminates":[40],"largest":[42],"binary":[43,76],"middle-code":[45],"transition":[46],"glitch.":[47],"proposed":[49],"also":[52],"tolerates":[53],"settling":[55],"errors":[56],"during":[57],"SA.":[58],"Avoiding":[59],"unnecessary":[60],"error":[63],"improves":[64],"spurious-free":[66],"dynamic":[67],"range":[68],"(SFDR)":[69],"and":[70,128,138,154,161],"signal-to-noise-and-distortion":[71],"ratio":[72],"(SNDR).":[73],"A":[74],"reference-scaling":[75],"is":[79,149,171,179],"used":[80],"energy":[85],"efficiency":[86],"without":[87],"sacrificing":[88],"production":[89],"reliability.":[90],"implemented":[92],"prototype":[93],"in":[94],"0.11-\u03bc":[95],"CMOS":[96],"occupies":[97],"active":[99],"area":[100],"of":[101,116,157,169,184,186],"0.097":[102],"mm":[103],"<sup":[104],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[105],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[106],".":[107],"At":[108],"1":[109],"MS/s,":[110],"it":[111],"consumes":[112],"total":[114],"power":[115],"24":[117],"\u03bc":[118],"from":[119],"0.9":[121],"V":[122],"supply.":[123],"measured":[125,147],"differential":[126],"nonlinearity":[127,131],"integral":[130],"are":[132,159],"0.4":[133],"least":[134],"significant":[135],"bit":[136,173],"(LSB)":[137],"0.7":[139],"LSB,":[140],"respectively.":[141,164],"Among":[142],"50":[143],"chips,":[144],"peak":[146,153],"SNDR":[148],"68.3":[150],"dB.":[151],"average":[156],"SFDR":[158],"89":[160],"83.5":[162],"dB,":[163],"optimal":[166],"effective":[167],"number":[168],"bits":[170],"11":[172],"at":[174],"Nyquist-rate":[176],"input,":[177],"which":[178],"equivalent":[180],"to":[181],"figure":[183],"merit":[185],"11.7":[187],"fJ/conversion-step.":[188]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}