{"id":"https://openalex.org/W2337807743","doi":"https://doi.org/10.1109/tvlsi.2016.2544811","title":"A Cache-Assisted Scratchpad Memory for Multiple-Bit-Error Correction","display_name":"A Cache-Assisted Scratchpad Memory for Multiple-Bit-Error Correction","publication_year":2016,"publication_date":"2016-04-12","ids":{"openalex":"https://openalex.org/W2337807743","doi":"https://doi.org/10.1109/tvlsi.2016.2544811","mag":"2337807743"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2016.2544811","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2544811","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/225117","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084606556","display_name":"Hamed Farbeh","orcid":"https://orcid.org/0000-0002-4204-9131"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Hamed Farbeh","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"],"raw_orcid":"https://orcid.org/0000-0002-4204-9131","affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063379581","display_name":"Nooshin Mirzadeh","orcid":null},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]},{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH","IR"],"is_corresponding":false,"raw_author_name":"Nooshin Sadat Mirzadeh","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]},{"raw_affiliation_string":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063803648","display_name":"Nahid Farhady Ghalaty","orcid":"https://orcid.org/0009-0009-5104-4752"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]},{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["IR","US"],"is_corresponding":false,"raw_author_name":"Nahid Farhady Ghalaty","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","Virginia Polytechnic Institute and State University, Blacksburg, VA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]},{"raw_affiliation_string":"Virginia Polytechnic Institute and State University, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065918596","display_name":"Seyed Ghassem Miremadi","orcid":"https://orcid.org/0000-0003-4347-4380"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Seyed-Ghassem Miremadi","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000252930","display_name":"Mahdi Fazeli","orcid":"https://orcid.org/0000-0002-2874-6256"},"institutions":[{"id":"https://openalex.org/I67009956","display_name":"Iran University of Science and Technology","ror":"https://ror.org/01jw2p796","country_code":"IR","type":"education","lineage":["https://openalex.org/I67009956"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mahdi Fazeli","raw_affiliation_strings":["Department of Computer Engineering, Iran University of Science and Technology, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Iran University of Science and Technology, Tehran, Iran","institution_ids":["https://openalex.org/I67009956"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088069234","display_name":"Hossein Asadi","orcid":"https://orcid.org/0000-0002-0264-3865"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Hossein Asadi","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.1598,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.86946671,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"24","issue":"11","first_page":"3296","last_page":"3309"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8047596216201782},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6497998237609863},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.6151246428489685},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.61018967628479},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5867050886154175},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.5077439546585083},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4768078029155731},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.4438864290714264},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36347588896751404},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3213878273963928},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.21235531568527222},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1263885200023651},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.10600647330284119}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8047596216201782},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6497998237609863},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.6151246428489685},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.61018967628479},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5867050886154175},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.5077439546585083},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4768078029155731},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.4438864290714264},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36347588896751404},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3213878273963928},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.21235531568527222},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1263885200023651},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.10600647330284119},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2016.2544811","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2544811","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:infoscience.epfl.ch:225117","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/225117","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I5124864","host_organization_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","host_organization_lineage":["https://openalex.org/I5124864"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:225117","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/225117","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I5124864","host_organization_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","host_organization_lineage":["https://openalex.org/I5124864"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":45,"referenced_works":["https://openalex.org/W1686420892","https://openalex.org/W1985917475","https://openalex.org/W2001942348","https://openalex.org/W2008280134","https://openalex.org/W2013068935","https://openalex.org/W2016257528","https://openalex.org/W2017852214","https://openalex.org/W2019828116","https://openalex.org/W2020930166","https://openalex.org/W2024702059","https://openalex.org/W2036853599","https://openalex.org/W2043199222","https://openalex.org/W2046313076","https://openalex.org/W2047276574","https://openalex.org/W2047693419","https://openalex.org/W2050260120","https://openalex.org/W2053744363","https://openalex.org/W2059625562","https://openalex.org/W2062937832","https://openalex.org/W2065663164","https://openalex.org/W2077249989","https://openalex.org/W2080019739","https://openalex.org/W2107114182","https://openalex.org/W2115330383","https://openalex.org/W2118637853","https://openalex.org/W2127859298","https://openalex.org/W2132174932","https://openalex.org/W2137874240","https://openalex.org/W2143197122","https://openalex.org/W2143368109","https://openalex.org/W2150011671","https://openalex.org/W2157447136","https://openalex.org/W2157991862","https://openalex.org/W2166534587","https://openalex.org/W2167839483","https://openalex.org/W2464177207","https://openalex.org/W3148936090","https://openalex.org/W4231535434","https://openalex.org/W4240159948","https://openalex.org/W4244075751","https://openalex.org/W4244816354","https://openalex.org/W6637151178","https://openalex.org/W6654901946","https://openalex.org/W6655702349","https://openalex.org/W6719768283"],"related_works":["https://openalex.org/W1500230652","https://openalex.org/W4290647047","https://openalex.org/W2363504003","https://openalex.org/W2066033226","https://openalex.org/W2548582980","https://openalex.org/W2620706469","https://openalex.org/W2052914698","https://openalex.org/W2612883256","https://openalex.org/W4386933833","https://openalex.org/W1030007664"],"abstract_inverted_index":{"Scratchpad":[0],"memory":[1,59],"(SPM)":[2],"is":[3,55,71,102],"widely":[4],"used":[5],"in":[6,29,149],"modern":[7],"embedded":[8],"processors":[9],"to":[10,22,44,56,60,73,139,171],"overcome":[11],"the":[12,86,97,131,141,152,183,190,201,224],"limitations":[13],"of":[14,20,53,78,193],"cache":[15,58,68],"memory.":[16],"The":[17,50,115],"high":[18],"vulnerability":[19],"SPM":[21,42,46,65,80,142],"soft":[23,48],"errors,":[24],"however,":[25],"limits":[26],"its":[27],"usage":[28],"safety-critical":[30],"applications.":[31],"This":[32],"paper":[33],"proposes":[34],"an":[35],"efficient":[36],"fault-tolerant":[37],"scheme,":[38,159],"called":[39],"cache-assisted":[40],"duplicated":[41],"(CADS),":[43],"protect":[45],"against":[47],"errors.":[49],"main":[51],"aim":[52],"CADS":[54,70,92,98],"utilize":[57],"provide":[61],"a":[62,75,123,162,176,217],"replica":[63],"for":[64,186,210],"lines.":[66,81],"Using":[67],"memory,":[69],"able":[72],"guarantee":[74],"full":[76],"duplication":[77,107,132],"all":[79],"We":[82],"also":[83],"further":[84],"enhance":[85],"proposed":[87],"scheme":[88],"by":[89,168],"presenting":[90],"buffered":[91],"(BCADS)":[93],"that":[94],"significantly":[95,163],"improves":[96],"energy":[99],"efficiency.":[100],"BCADS":[101,121,160,194,214],"compared":[103,222],"with":[104,151,223],"two":[105],"well-known":[106],"schemes":[108,133],"as":[109,111],"well":[110],"single-error":[112,154],"correction":[113,155,166,188],"scheme.":[114,226],"comparison":[116,150],"results":[117],"reveal":[118],"that:":[119],"1)":[120],"imposes":[122,215],"13.6%":[124],"less":[125],"energy-delay":[126],"product":[127],"(EDP)":[128],"overhead":[129,185,192,221],"than":[130,198],"and":[134,144,147,189,203,208],"it":[135],"does":[136],"not":[137],"require":[138],"modify":[140],"manager":[143],"target":[145],"application":[146],"2)":[148],"conventional":[153],"double-error":[156],"detection":[157],"(SEC-DED)":[158],"provides":[161],"higher":[164],"error":[165,187],"capability":[167],"correcting":[169],"up":[170],"4-b":[172,178],"burst":[173],"errors":[174],"using":[175],"low-cost":[177],"interleaved":[179],"parity":[180],"code.":[181],"Moreover,":[182],"area":[184,202],"performance":[191,204],"are":[195,206],"negligible":[196],"(less":[197],"1%),":[199],"whereas":[200],"overheads":[205],"21.9%":[207],"6.1%":[209],"SEC-DED,":[211],"respectively.":[212],"Furthermore,":[213],"about":[216],"10.7%":[218],"lower":[219],"EDP":[220],"SEC-DED":[225]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2026-08-13T07:04:57.449891","created_date":"2025-10-10T00:00:00"}