{"id":"https://openalex.org/W2327242323","doi":"https://doi.org/10.1109/tvlsi.2016.2542215","title":"FastRead: Improving Read Performance for Multilevel-Cell Flash Memory","display_name":"FastRead: Improving Read Performance for Multilevel-Cell Flash Memory","publication_year":2016,"publication_date":"2016-04-01","ids":{"openalex":"https://openalex.org/W2327242323","doi":"https://doi.org/10.1109/tvlsi.2016.2542215","mag":"2327242323"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2016.2542215","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2542215","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050773996","display_name":"Da\u2010Wei Chang","orcid":"https://orcid.org/0000-0002-4317-7979"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Da-Wei Chang","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087667871","display_name":"Wei\u2010Cheng Lin","orcid":"https://orcid.org/0000-0001-9248-6850"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei-Cheng Lin","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036733758","display_name":"Hsin-Hung Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hsin-Hung Chen","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5050773996"],"corresponding_institution_ids":["https://openalex.org/I91807558"],"apc_list":null,"apc_paid":null,"fwci":0.8686,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.76108338,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"24","issue":"9","first_page":"2998","last_page":"3002"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11478","display_name":"Caching and Content Delivery","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9624000191688538,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8323559165000916},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.7825251817703247},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6398874521255493},{"id":"https://openalex.org/keywords/flash","display_name":"Flash (photography)","score":0.5393796563148499},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.46533316373825073},{"id":"https://openalex.org/keywords/flash-memory","display_name":"Flash memory","score":0.46124404668807983},{"id":"https://openalex.org/keywords/performance-improvement","display_name":"Performance improvement","score":0.4558819532394409},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4509085416793823},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4215783476829529},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3653751015663147},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.24512526392936707},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.1916547417640686},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.07446381449699402},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06055501103401184}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8323559165000916},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.7825251817703247},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6398874521255493},{"id":"https://openalex.org/C2777526259","wikidata":"https://www.wikidata.org/wiki/Q221836","display_name":"Flash (photography)","level":2,"score":0.5393796563148499},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.46533316373825073},{"id":"https://openalex.org/C2776531357","wikidata":"https://www.wikidata.org/wiki/Q174077","display_name":"Flash memory","level":2,"score":0.46124404668807983},{"id":"https://openalex.org/C2778915421","wikidata":"https://www.wikidata.org/wiki/Q3643177","display_name":"Performance improvement","level":2,"score":0.4558819532394409},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4509085416793823},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4215783476829529},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3653751015663147},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.24512526392936707},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.1916547417640686},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.07446381449699402},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06055501103401184},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2016.2542215","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2542215","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G6648951967","display_name":null,"funder_award_id":"MOST 104-2221-E-006-019-MY3","funder_id":"https://openalex.org/F4320322795","funder_display_name":"Ministry of Science and Technology, Taiwan"}],"funders":[{"id":"https://openalex.org/F4320322795","display_name":"Ministry of Science and Technology, Taiwan","ror":"https://ror.org/02kv4zf79"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1880860249","https://openalex.org/W1981469302","https://openalex.org/W1990661559","https://openalex.org/W2023211675","https://openalex.org/W2024363956","https://openalex.org/W2056590904","https://openalex.org/W2056928612","https://openalex.org/W2092426103","https://openalex.org/W2099185950","https://openalex.org/W2115009671","https://openalex.org/W2147341731","https://openalex.org/W2155370145","https://openalex.org/W2165068957","https://openalex.org/W2305032367","https://openalex.org/W2489439822","https://openalex.org/W3137630642","https://openalex.org/W6639496312","https://openalex.org/W6664479855","https://openalex.org/W6684515133"],"related_works":["https://openalex.org/W2054139911","https://openalex.org/W1577524679","https://openalex.org/W2386432552","https://openalex.org/W4230869547","https://openalex.org/W2355887979","https://openalex.org/W2116397085","https://openalex.org/W4285309357","https://openalex.org/W2489439822","https://openalex.org/W4237143391","https://openalex.org/W4292829129"],"abstract_inverted_index":{"The":[0,39,107],"NAND":[1,17,45],"flash":[2,18],"memory":[3,19],"has":[4,46],"been":[5],"widely":[6],"used":[7],"in":[8,50,84],"computer":[9],"and":[10,54,114,167],"consumer":[11,52],"electronic":[12],"devices.":[13],"A":[14],"multilevel-cell":[15],"(MLC)":[16],"allows":[20],"two":[21],"or":[22],"more":[23],"bits":[24],"to":[25,66,98,117,123,129,142],"be":[26],"stored":[27],"per":[28],"cell,":[29],"improving":[30],"the":[31,37,43,60,67,100,125,130,136,168],"cell":[32,153],"density":[33],"and,":[34],"hence,":[35],"reducing":[36],"cost.":[38],"lower":[40],"price":[41],"of":[42,103],"MLC":[44,58,104],"made":[47],"it":[48],"appearing":[49],"both":[51],"product":[53],"datacenter":[55],"markets.":[56],"In":[57,88,155],"NAND,":[59],"page":[61,68],"read":[62,80,86,101,121,126,137],"latency":[63,122],"varies":[64],"according":[65],"type.":[69],"For":[70],"read-dominated":[71,148],"workloads,":[72,166],"placing":[73],"read-intensive":[74,112],"data":[75,113],"into":[76],"pages":[77,118],"with":[78,119],"longer":[79],"latencies":[81],"may":[82],"result":[83],"degraded":[85],"performance.":[87,127],"this":[89],"brief,":[90],"an":[91],"online":[92],"method":[93,109],"called":[94],"FastRead":[95,108,133,157],"is":[96,170],"proposed":[97],"improve":[99,124],"performance":[102,131,162],"NAND-based":[105],"storage.":[106],"dynamically":[110],"identifies":[111],"migrates":[115],"them":[116],"shorter":[120],"According":[128],"results,":[132],"can":[134],"reduce":[135],"response":[138],"time":[139],"by":[140],"up":[141],"22%":[143],"(17%":[144],"on":[145,150],"average)":[146],"for":[147,164],"workloads":[149],"a":[151],"Triple-level":[152],"NAND.":[154],"addition,":[156],"does":[158],"not":[159],"have":[160],"noticeable":[161],"impact":[163],"write-dominated":[165],"overhead":[169],"insignificant.":[171]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}