{"id":"https://openalex.org/W2333139145","doi":"https://doi.org/10.1109/tvlsi.2016.2541166","title":"A Compact One-Pin Mode Transition Circuit for Clock Synchronization in Current-Mode- Controlled Switching Regulators","display_name":"A Compact One-Pin Mode Transition Circuit for Clock Synchronization in Current-Mode- Controlled Switching Regulators","publication_year":2016,"publication_date":"2016-04-01","ids":{"openalex":"https://openalex.org/W2333139145","doi":"https://doi.org/10.1109/tvlsi.2016.2541166","mag":"2333139145"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2016.2541166","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2541166","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087808446","display_name":"E. Ozalevli","orcid":"https://orcid.org/0000-0001-8763-8637"},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Erhan Ozalevli","raw_affiliation_strings":["Texas Instruments, Inc., Dallas, TX, USA"],"affiliations":[{"raw_affiliation_string":"Texas Instruments, Inc., Dallas, TX, USA","institution_ids":["https://openalex.org/I74760111"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5087808446"],"corresponding_institution_ids":["https://openalex.org/I74760111"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.02070012,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":"24","issue":"9","first_page":"2960","last_page":"2969"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.663917064666748},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.5928231477737427},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.5524237155914307},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.48627769947052},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4540577232837677},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4302067458629608},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.42237573862075806},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.41046756505966187},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3870740532875061},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.34654414653778076},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3323753774166107},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.32137370109558105},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.24386867880821228}],"concepts":[{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.663917064666748},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.5928231477737427},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.5524237155914307},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.48627769947052},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4540577232837677},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4302067458629608},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.42237573862075806},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.41046756505966187},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3870740532875061},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.34654414653778076},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3323753774166107},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.32137370109558105},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.24386867880821228}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2016.2541166","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2541166","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7599999904632568,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1497498781","https://openalex.org/W1508143344","https://openalex.org/W1509250605","https://openalex.org/W1639118240","https://openalex.org/W2048894184","https://openalex.org/W2070061481","https://openalex.org/W2102977580","https://openalex.org/W2112111321","https://openalex.org/W2120668717","https://openalex.org/W2129957310","https://openalex.org/W2140953980","https://openalex.org/W2162350937","https://openalex.org/W2178488007","https://openalex.org/W2183141221","https://openalex.org/W2276161117","https://openalex.org/W2560435022","https://openalex.org/W4285719527","https://openalex.org/W6637045016","https://openalex.org/W6694765875","https://openalex.org/W6730294413"],"related_works":["https://openalex.org/W4386292891","https://openalex.org/W4232628459","https://openalex.org/W4386968318","https://openalex.org/W2147289961","https://openalex.org/W2052455055","https://openalex.org/W2384756109","https://openalex.org/W2147595938","https://openalex.org/W364924225","https://openalex.org/W142020038","https://openalex.org/W2361349858"],"abstract_inverted_index":{"This":[0,79],"paper":[1],"describes":[2],"a":[3,59,94,133],"one-pin":[4,118],"mode":[5,21,40],"transition":[6,41],"circuit":[7,32,35,80,120],"that":[8],"addresses":[9],"the":[10,20,34,54,123,128],"issues":[11],"related":[12],"to":[13,38,58,61,83,88,121],"clock":[14,56],"synchronization":[15,43,119],"in":[16,93],"switching":[17,70,74],"regulators":[18,71,116],"during":[19,42],"transitions":[22],"between":[23],"external":[24,28],"timing":[25],"resistor":[26],"and":[27,47,91],"clock.":[29],"The":[30,98],"proposed":[31,129],"reduces":[33],"complexity":[36],"needed":[37],"achieve":[39],"by":[44],"utilizing":[45],"switched-capacitor":[46],"sampling":[48],"design":[49,130],"techniques.":[50],"It":[51],"linearly":[52],"converts":[53],"input":[55],"frequency":[57,75],"current":[60],"maintain":[62],"constant":[63],"amount":[64],"of":[65,77,126],"slope":[66],"compensation":[67],"for":[68],"current-mode":[69],"across":[72],"their":[73],"range":[76],"operation.":[78],"is":[81],"designed":[82],"operate":[84],"from":[85,113],"100":[86],"KHz":[87],"2.5":[89],"MHz":[90],"fabricated":[92],"0.35-\u03bcm":[95],"BiCMOS-DMOS":[96],"process.":[97],"total":[99],"solution":[100],"occupies":[101],"0.082":[102],"mm":[103],"<sup":[104],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[105],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[106],"die":[107],"area.":[108],"Experimental":[109],"results":[110],"are":[111],"presented":[112],"peak-current-mode":[114],"buck":[115],"with":[117],"show":[122],"performance":[124],"improvement":[125],"using":[127],"approach":[131],"over":[132],"phase-locked-loop-based":[134],"design.":[135]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}