{"id":"https://openalex.org/W2319433846","doi":"https://doi.org/10.1109/tvlsi.2016.2540069","title":"Hybrid L2 NUCA Design and Management Considering Data Access Latency, Energy Efficiency, and Storage Lifetime","display_name":"Hybrid L2 NUCA Design and Management Considering Data Access Latency, Energy Efficiency, and Storage Lifetime","publication_year":2016,"publication_date":"2016-03-24","ids":{"openalex":"https://openalex.org/W2319433846","doi":"https://doi.org/10.1109/tvlsi.2016.2540069","mag":"2319433846"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2016.2540069","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2540069","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074091158","display_name":"Seunghan Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Seunghan Lee","raw_affiliation_strings":["Memory Business Department, Samsung Electronics, Hwaseong, South Korea"],"affiliations":[{"raw_affiliation_string":"Memory Business Department, Samsung Electronics, Hwaseong, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037212268","display_name":"Kyungsu Kang","orcid":"https://orcid.org/0000-0002-6955-578X"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kyungsu Kang","raw_affiliation_strings":["Memory Business Department, Samsung Electronics, Hwaseong, South Korea"],"affiliations":[{"raw_affiliation_string":"Memory Business Department, Samsung Electronics, Hwaseong, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026021564","display_name":"Jongpil Jung","orcid":null},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jongpil Jung","raw_affiliation_strings":["Department of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101611981","display_name":"Chong\u2010Min Kyung","orcid":"https://orcid.org/0000-0002-3959-9714"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Chong-Min Kyung","raw_affiliation_strings":["Department of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5074091158"],"corresponding_institution_ids":["https://openalex.org/I2250650973"],"apc_list":null,"apc_paid":null,"fwci":0.32,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.55024577,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"24","issue":"10","first_page":"3118","last_page":"3131"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7211613655090332},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6893084645271301},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6792196035385132},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5634633302688599},{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.5522114634513855},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.503072202205658},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.5022058486938477},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48238030076026917},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.46382156014442444},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.44126972556114197},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.41870641708374023},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.4152714014053345},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.360750287771225},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.27676820755004883},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.24596813321113586},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23433682322502136},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.16960939764976501},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1368960440158844},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.1194198727607727}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7211613655090332},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6893084645271301},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6792196035385132},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5634633302688599},{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.5522114634513855},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.503072202205658},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.5022058486938477},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48238030076026917},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.46382156014442444},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.44126972556114197},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.41870641708374023},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.4152714014053345},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.360750287771225},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.27676820755004883},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.24596813321113586},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23433682322502136},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.16960939764976501},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1368960440158844},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.1194198727607727}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2016.2540069","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2540069","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G5021762452","display_name":null,"funder_award_id":"CISS-2013M3A6A6073718","funder_id":"https://openalex.org/F4320322030","funder_display_name":"Ministry of Science, ICT and Future Planning"}],"funders":[{"id":"https://openalex.org/F4320322030","display_name":"Ministry of Science, ICT and Future Planning","ror":"https://ror.org/032e49973"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":44,"referenced_works":["https://openalex.org/W1569032152","https://openalex.org/W1965063254","https://openalex.org/W1969707023","https://openalex.org/W1973459854","https://openalex.org/W1981756989","https://openalex.org/W1985629486","https://openalex.org/W1986236050","https://openalex.org/W2006483103","https://openalex.org/W2010202670","https://openalex.org/W2011443263","https://openalex.org/W2014895289","https://openalex.org/W2033218087","https://openalex.org/W2038724983","https://openalex.org/W2041653803","https://openalex.org/W2061591212","https://openalex.org/W2064977311","https://openalex.org/W2066190905","https://openalex.org/W2084007230","https://openalex.org/W2093291516","https://openalex.org/W2096867266","https://openalex.org/W2100844052","https://openalex.org/W2102449048","https://openalex.org/W2119428232","https://openalex.org/W2126372249","https://openalex.org/W2129816520","https://openalex.org/W2143773524","https://openalex.org/W2148831941","https://openalex.org/W2151652350","https://openalex.org/W2153215457","https://openalex.org/W2161381115","https://openalex.org/W2164705534","https://openalex.org/W2170382128","https://openalex.org/W3142248664","https://openalex.org/W3142815259","https://openalex.org/W3148440458","https://openalex.org/W3149932330","https://openalex.org/W4236890050","https://openalex.org/W4244814458","https://openalex.org/W4245080405","https://openalex.org/W6634019501","https://openalex.org/W6646830746","https://openalex.org/W6653237175","https://openalex.org/W6674416589","https://openalex.org/W6679004590"],"related_works":["https://openalex.org/W2121191383","https://openalex.org/W2147511796","https://openalex.org/W2976775806","https://openalex.org/W3216288082","https://openalex.org/W2103666812","https://openalex.org/W2149765501","https://openalex.org/W2074326206","https://openalex.org/W2801455238","https://openalex.org/W2106754364","https://openalex.org/W2291821384"],"abstract_inverted_index":{"Nonvolatile":[0],"magnetic":[1],"RAM":[2],"(MRAM)":[3],"offers":[4],"high":[5],"cell":[6,118],"density":[7],"and":[8,32,79,123,161],"low":[9],"leakage":[10],"power.":[11],"This":[12],"paper":[13,68],"reports":[14],"on":[15,22,167],"using":[16,56],"a":[17,46,128,144],"3-D":[18,47,86,129,145],"integration":[19],"technology":[20],"based":[21],"through-silicon":[23],"vias,":[24],"to":[25,60,97],"stack":[26],"disparate":[27],"memory":[28,117,120,124],"technologies":[29],"(e.g.,":[30],"SRAM":[31],"MRAM)":[33],"together":[34],"onto":[35],"chip":[36],"multiprocessors.":[37],"In":[38,65],"this":[39,67],"paper,":[40],"we":[41],"explore":[42],"the":[43,57,62,70,84,99,110,139,171,181],"design":[44],"of":[45,72,104],"stacked":[48,87,130,146],"nonuniform":[49],"hybrid":[50,76,88,131,147],"SRAM/MRAM":[51,75,132],"L2":[52,77,133,148,174,178],"cache":[53,78,81,149,175,179],"architecture":[54],"(NUCA)":[55],"on-chip":[58],"network":[59],"mitigate":[61],"interconnection":[63,114],"problem.":[64],"addition,":[66],"investigates":[69],"problem":[71],"partitioning":[73],"shared":[74],"placing":[80],"data":[82],"into":[83],"partitioned":[85],"NUCA":[89],"for":[90],"concurrently":[91],"executing":[92],"multiple":[93],"applications":[94],"in":[95,102,113,127],"order":[96],"improve":[98],"system":[100],"performance":[101,151],"terms":[103],"instructions":[105],"per":[106],"second":[107],"while":[108],"considering":[109],"heterogeneous":[111],"characteristics":[112],"wire":[115],"delay,":[116],"density,":[119],"access":[121],"latency,":[122],"power":[125],"consumption":[126],"cache.":[134],"Experimental":[135],"results":[136],"show":[137],"that":[138],"proposed":[140],"runtime":[141],"method":[142],"with":[143,170,180],"improves":[150],"by":[152,159,164],"61%,":[153],"energy":[154],"efficiency,":[155],"i.e.,":[156],"energy-delay":[157],"product":[158],"53%,":[160],"storage":[162],"lifetime":[163],"15.6":[165],"times":[166],"average":[168],"compared":[169],"conventional":[172],"SRAM-only":[173],"or":[176],"MRAM-only":[177],"similar":[182],"area.":[183]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2016,"cited_by_count":1}],"updated_date":"2026-04-14T08:04:32.555800","created_date":"2025-10-10T00:00:00"}