{"id":"https://openalex.org/W2326765630","doi":"https://doi.org/10.1109/tvlsi.2016.2539926","title":"Design Methodology for Voltage-Scaled Clock Distribution Networks","display_name":"Design Methodology for Voltage-Scaled Clock Distribution Networks","publication_year":2016,"publication_date":"2016-03-25","ids":{"openalex":"https://openalex.org/W2326765630","doi":"https://doi.org/10.1109/tvlsi.2016.2539926","mag":"2326765630"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2016.2539926","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2539926","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033656893","display_name":"Can Sitik","orcid":"https://orcid.org/0000-0003-0056-2137"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Can Sitik","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012129149","display_name":"Weicheng Liu","orcid":"https://orcid.org/0000-0002-6561-026X"},"institutions":[{"id":"https://openalex.org/I59553526","display_name":"Stony Brook University","ror":"https://ror.org/05qghxh33","country_code":"US","type":"education","lineage":["https://openalex.org/I59553526"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Weicheng Liu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Stony Brook University, Stony Brook, NY, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Stony Brook University, Stony Brook, NY, USA","institution_ids":["https://openalex.org/I59553526"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081080799","display_name":"Bar\u0131\u015f Ta\u015fk\u0131n","orcid":"https://orcid.org/0000-0002-7631-5696"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Baris Taskin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061262597","display_name":"Emre Salman","orcid":"https://orcid.org/0000-0001-6538-6803"},"institutions":[{"id":"https://openalex.org/I59553526","display_name":"Stony Brook University","ror":"https://ror.org/05qghxh33","country_code":"US","type":"education","lineage":["https://openalex.org/I59553526"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Emre Salman","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Stony Brook University, Stony Brook, NY, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Stony Brook University, Stony Brook, NY, USA","institution_ids":["https://openalex.org/I59553526"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5033656893"],"corresponding_institution_ids":["https://openalex.org/I72816309"],"apc_list":null,"apc_paid":null,"fwci":2.2052,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.88409077,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":98},"biblio":{"volume":"24","issue":"10","first_page":"3080","last_page":"3093"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7946693897247314},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.7535133957862854},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.6898761987686157},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.6805753707885742},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.6716935038566589},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5818185210227966},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5404788255691528},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.5373088121414185},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5336787104606628},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.5100589394569397},{"id":"https://openalex.org/keywords/swing","display_name":"Swing","score":0.4816916882991791},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.48087552189826965},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.44745323061943054},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.43417662382125854},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.425432950258255},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.4174521565437317},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.38937512040138245},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.30110448598861694},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.21883076429367065},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.09646528959274292},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09533348679542542}],"concepts":[{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7946693897247314},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.7535133957862854},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.6898761987686157},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.6805753707885742},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.6716935038566589},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5818185210227966},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5404788255691528},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.5373088121414185},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5336787104606628},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.5100589394569397},{"id":"https://openalex.org/C65655974","wikidata":"https://www.wikidata.org/wiki/Q14867674","display_name":"Swing","level":2,"score":0.4816916882991791},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.48087552189826965},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.44745323061943054},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.43417662382125854},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.425432950258255},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.4174521565437317},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.38937512040138245},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30110448598861694},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.21883076429367065},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.09646528959274292},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09533348679542542},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2016.2539926","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2539926","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.4399999976158142,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G3809091477","display_name":null,"funder_award_id":"2013-TJ-2450","funder_id":"https://openalex.org/F4320306087","funder_display_name":"Semiconductor Research Corporation"},{"id":"https://openalex.org/G4603192503","display_name":null,"funder_award_id":"2013-TJ-2449","funder_id":"https://openalex.org/F4320306087","funder_display_name":"Semiconductor Research Corporation"}],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W601886942","https://openalex.org/W1507707340","https://openalex.org/W1513477309","https://openalex.org/W1556480701","https://openalex.org/W1607267489","https://openalex.org/W1984588379","https://openalex.org/W1990371333","https://openalex.org/W1998525920","https://openalex.org/W2009199571","https://openalex.org/W2087723567","https://openalex.org/W2096142955","https://openalex.org/W2106251971","https://openalex.org/W2121169595","https://openalex.org/W2122944491","https://openalex.org/W2125857172","https://openalex.org/W2126823681","https://openalex.org/W2137807823","https://openalex.org/W2142659896","https://openalex.org/W2142927744","https://openalex.org/W2149009819","https://openalex.org/W2152735669","https://openalex.org/W2155062435","https://openalex.org/W2158881717","https://openalex.org/W2164257924","https://openalex.org/W2164759949","https://openalex.org/W2170265438","https://openalex.org/W2170331607","https://openalex.org/W2247480952","https://openalex.org/W3147172540","https://openalex.org/W6681287237"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2617666058","https://openalex.org/W2803012234","https://openalex.org/W2090213929","https://openalex.org/W2144282137","https://openalex.org/W3006003651","https://openalex.org/W2165139624","https://openalex.org/W2127892766"],"abstract_inverted_index":{"A":[0],"low-voltage/swing":[1,51],"clocking":[2],"methodology":[3,34,82],"is":[4,15,83],"developed":[5],"through":[6],"both":[7],"circuit":[8,29],"and":[9,58,76,113,118,144,160],"algorithmic":[10],"innovations.":[11],"The":[12,33,80],"primary":[13,38],"objective":[14],"to":[16,65,111,142],"significantly":[17],"reduce":[18],"the":[19,23,28,31,54,68,98,103,123,128,134,137,149,154],"power":[20,47,100,146,152],"consumed":[21,101],"by":[22,49,102,109],"clock":[24,56,61,73,104,162],"network":[25,57],"while":[26,121,139],"maintaining":[27],"performance":[30],"same.":[32],"consists":[35],"of":[36,153],"two":[37],"components:":[39],"a":[40,59],"novel":[41,60],"D-flip-flop":[42],"(DFF)":[43],"cell":[44,132],"that":[45,67,97],"maximizes":[46],"savings":[48,147],"enabling":[50],"operation":[52],"throughout":[53],"entire":[55],"tree":[62,105],"synthesis":[63],"algorithm":[64],"ensure":[66],"same":[69,124,138],"timing":[70,125],"constraints":[71],"(i.e.,":[72],"frequency,":[74],"skew,":[75],"slew)":[77],"are":[78],"satisfied.":[79],"proposed":[81,129],"integrated":[84],"within":[85],"an":[86],"industrial":[87],"design":[88],"flow.":[89],"Experimental":[90],"results":[91],"on":[92],"ISCAS'89":[93],"benchmark":[94,155],"circuits":[95,156],"demonstrate":[96],"overall":[99,150],"can":[106],"be":[107],"reduced":[108],"up":[110,141],"27%":[112],"44%":[114],"in,":[115],"respectively,":[116,158],"32-":[117],"45-nm":[119],"technologies":[120],"satisfying":[122],"constraints.":[126],"Furthermore,":[127],"low-swing":[130],"DFF":[131],"maintains":[133],"clock-to-Q":[135],"delay":[136],"achieving":[140],"32%":[143],"15%":[145],"in":[148],"flip-flop":[151],"at,":[157],"1-":[159],"1.5-GHz":[161],"frequencies.":[163]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}