{"id":"https://openalex.org/W2312997066","doi":"https://doi.org/10.1109/tvlsi.2016.2525786","title":"A Process-Tolerant, Low-Voltage, Inverter-Based OTA for Continuous-Time &lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$\\Sigma $ &lt;/tex-math&gt; &lt;/inline-formula&gt;\u2013&lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$\\Delta $ &lt;/tex-math&gt; &lt;/inline-formula&gt; ADC","display_name":"A Process-Tolerant, Low-Voltage, Inverter-Based OTA for Continuous-Time &lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$\\Sigma $ &lt;/tex-math&gt; &lt;/inline-formula&gt;\u2013&lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$\\Delta $ &lt;/tex-math&gt; &lt;/inline-formula&gt; ADC","publication_year":2016,"publication_date":"2016-02-25","ids":{"openalex":"https://openalex.org/W2312997066","doi":"https://doi.org/10.1109/tvlsi.2016.2525786","mag":"2312997066"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2016.2525786","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2525786","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041399265","display_name":"Ayman Ismail","orcid":"https://orcid.org/0000-0002-4382-7070"},"institutions":[{"id":"https://openalex.org/I107720978","display_name":"Ain Shams University","ror":"https://ror.org/00cb9w016","country_code":"EG","type":"education","lineage":["https://openalex.org/I107720978"]}],"countries":["EG"],"is_corresponding":true,"raw_author_name":"Ayman Ismail","raw_affiliation_strings":["Department of Electronics and Communications Engineering, Ain Shams University, Cairo, Egypt"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communications Engineering, Ain Shams University, Cairo, Egypt","institution_ids":["https://openalex.org/I107720978"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5104061950","display_name":"I. Awad Mostafa","orcid":null},"institutions":[{"id":"https://openalex.org/I107720978","display_name":"Ain Shams University","ror":"https://ror.org/00cb9w016","country_code":"EG","type":"education","lineage":["https://openalex.org/I107720978"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Islam Mostafa","raw_affiliation_strings":["Department of Electronics and Communications Engineering, Ain Shams University, Cairo, Egypt","Si-ware Systems, Cairo, Egypt"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communications Engineering, Ain Shams University, Cairo, Egypt","institution_ids":["https://openalex.org/I107720978"]},{"raw_affiliation_string":"Si-ware Systems, Cairo, Egypt","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5041399265"],"corresponding_institution_ids":["https://openalex.org/I107720978"],"apc_list":null,"apc_paid":null,"fwci":1.1966,"has_fulltext":false,"cited_by_count":32,"citation_normalized_percentile":{"value":0.78043008,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"24","issue":"9","first_page":"2911","last_page":"2917"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.6702646017074585},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5940596461296082},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.5330240726470947},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5000698566436768},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4633833169937134},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4547339081764221},{"id":"https://openalex.org/keywords/transconductance","display_name":"Transconductance","score":0.4371492266654968},{"id":"https://openalex.org/keywords/operational-transconductance-amplifier","display_name":"Operational transconductance amplifier","score":0.4368857443332672},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.42678162455558777},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.4228576719760895},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.38828885555267334},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.370391309261322},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3423522710800171}],"concepts":[{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.6702646017074585},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5940596461296082},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.5330240726470947},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5000698566436768},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4633833169937134},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4547339081764221},{"id":"https://openalex.org/C2779283907","wikidata":"https://www.wikidata.org/wiki/Q1632964","display_name":"Transconductance","level":4,"score":0.4371492266654968},{"id":"https://openalex.org/C58117264","wikidata":"https://www.wikidata.org/wiki/Q1239595","display_name":"Operational transconductance amplifier","level":5,"score":0.4368857443332672},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.42678162455558777},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4228576719760895},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.38828885555267334},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.370391309261322},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3423522710800171}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2016.2525786","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2525786","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W245245344","https://openalex.org/W605564925","https://openalex.org/W1566916904","https://openalex.org/W1972325470","https://openalex.org/W1985277589","https://openalex.org/W2026344992","https://openalex.org/W2065808645","https://openalex.org/W2072701398","https://openalex.org/W2102388997","https://openalex.org/W2110412919","https://openalex.org/W2121226030","https://openalex.org/W2121910375","https://openalex.org/W2138942394","https://openalex.org/W2168161629","https://openalex.org/W2296194030","https://openalex.org/W2541919245","https://openalex.org/W4301627548","https://openalex.org/W6643413763","https://openalex.org/W6680377916"],"related_works":["https://openalex.org/W2783539788","https://openalex.org/W2751368018","https://openalex.org/W4293528144","https://openalex.org/W2953413763","https://openalex.org/W2792031931","https://openalex.org/W2341419291","https://openalex.org/W1530143999","https://openalex.org/W2556688074","https://openalex.org/W2074850648","https://openalex.org/W3113698884"],"abstract_inverted_index":{"Inverter-based":[0],"implementation":[1],"of":[2,12,19,32,92,125,132],"operational-transconductance":[3],"amplifiers":[4],"is":[5,47,76,96,119],"an":[6,97],"attractive":[7],"approach":[8],"for":[9,121],"low-voltage":[10],"realization":[11],"analog":[13],"subsystems.":[14],"However,":[15],"the":[16,29,33,51,56,70,93,102],"high":[17],"sensitivity":[18],"inverterlike":[20],"amplifiers'":[21],"performance":[22,31,54],"to":[23,49,78,107,109],"process":[24,37,57],"and":[25,38,58,116],"temperature":[26,39,59],"variations":[27],"limit":[28],"achievable":[30],"whole":[34],"system":[35],"across":[36,55],"corners.":[40],"In":[41],"this":[42],"paper,":[43],"a":[44,80,122,129,140],"tuning":[45],"technique":[46,75],"proposed":[48],"maintain":[50],"inverterbased":[52],"amplifier":[53],"corners":[60],"without":[61],"requiring":[62],"additional":[63],"voltage":[64],"headroom":[65],"than":[66],"that":[67],"required":[68],"by":[69],"inverter":[71],"circuit.":[72],"The":[73,88],"introduced":[74],"used":[77],"implement":[79],"third-order":[81],"continuous-time":[82],"sigma-delta":[83],"(\u03a3-\u0394)":[84],"analog-to-digital":[85],"converter":[86],"(ADC).":[87],"main":[89],"building":[90],"block":[91],"implemented":[94],"ADC":[95,105],"inverter-based":[98],"amplifier.":[99],"This":[100],"makes":[101],"resulting":[103],"\u03a3-\u0394":[104],"easier":[106],"scale":[108],"different":[110],"technology":[111],"nodes.":[112],"A":[113],"74-dB":[114],"signal-to-noise":[115],"distortion":[117],"ratio":[118],"achieved,":[120],"signal":[123],"bandwidth":[124],"64":[126],"kHz":[127],"at":[128],"sampling":[130],"frequency":[131],"6.4":[133],"MHz,":[134],"while":[135],"consuming":[136],"400":[137],"\u03bcA":[138],"from":[139],"0.8":[141],"V":[142],"supply":[143],"in":[144],"65-nm":[145],"CMOS":[146],"technology.":[147]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":5},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
