{"id":"https://openalex.org/W2344398102","doi":"https://doi.org/10.1109/tvlsi.2016.2520491","title":"Efficient High-Level Synthesis for Nested Loops of Nonrectangular Iteration Spaces","display_name":"Efficient High-Level Synthesis for Nested Loops of Nonrectangular Iteration Spaces","publication_year":2016,"publication_date":"2016-02-08","ids":{"openalex":"https://openalex.org/W2344398102","doi":"https://doi.org/10.1109/tvlsi.2016.2520491","mag":"2344398102"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2016.2520491","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2520491","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046308012","display_name":"Hyeonuk Sim","orcid":null},"institutions":[{"id":"https://openalex.org/I48566637","display_name":"Ulsan National Institute of Science and Technology","ror":"https://ror.org/017cjz748","country_code":"KR","type":"education","lineage":["https://openalex.org/I48566637"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Hyeonuk Sim","raw_affiliation_strings":["School of Electronical and Computer Engineering, Ulsan National Institute of Science and Technology, Ulsan, Korea"],"affiliations":[{"raw_affiliation_string":"School of Electronical and Computer Engineering, Ulsan National Institute of Science and Technology, Ulsan, Korea","institution_ids":["https://openalex.org/I48566637"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033084907","display_name":"Atul Rahman","orcid":null},"institutions":[{"id":"https://openalex.org/I48566637","display_name":"Ulsan National Institute of Science and Technology","ror":"https://ror.org/017cjz748","country_code":"KR","type":"education","lineage":["https://openalex.org/I48566637"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Atul Rahman","raw_affiliation_strings":["School of Electronical and Computer Engineering, Ulsan National Institute of Science and Technology, Ulsan, Korea"],"affiliations":[{"raw_affiliation_string":"School of Electronical and Computer Engineering, Ulsan National Institute of Science and Technology, Ulsan, Korea","institution_ids":["https://openalex.org/I48566637"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100780257","display_name":"Jongeun Lee","orcid":"https://orcid.org/0000-0003-1523-2974"},"institutions":[{"id":"https://openalex.org/I48566637","display_name":"Ulsan National Institute of Science and Technology","ror":"https://ror.org/017cjz748","country_code":"KR","type":"education","lineage":["https://openalex.org/I48566637"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jongeun Lee","raw_affiliation_strings":["School of Electronical and Computer Engineering, Ulsan National Institute of Science and Technology, Ulsan, Korea"],"affiliations":[{"raw_affiliation_string":"School of Electronical and Computer Engineering, Ulsan National Institute of Science and Technology, Ulsan, Korea","institution_ids":["https://openalex.org/I48566637"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5046308012"],"corresponding_institution_ids":["https://openalex.org/I48566637"],"apc_list":null,"apc_paid":null,"fwci":1.2613,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.77553131,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"24","issue":"8","first_page":"2799","last_page":"2802"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nested-loop-join","display_name":"Nested loop join","score":0.9513592720031738},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.660280168056488},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6205598711967468},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.5584208369255066},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5423250198364258},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.42748984694480896},{"id":"https://openalex.org/keywords/loop-fusion","display_name":"Loop fusion","score":0.41914102435112},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.38057100772857666},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20947566628456116},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.15058165788650513}],"concepts":[{"id":"https://openalex.org/C1306188","wikidata":"https://www.wikidata.org/wiki/Q4060687","display_name":"Nested loop join","level":2,"score":0.9513592720031738},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.660280168056488},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6205598711967468},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.5584208369255066},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5423250198364258},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.42748984694480896},{"id":"https://openalex.org/C82653869","wikidata":"https://www.wikidata.org/wiki/Q6675821","display_name":"Loop fusion","level":3,"score":0.41914102435112},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.38057100772857666},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20947566628456116},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.15058165788650513},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2016.2520491","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2520491","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:scholarworks.unist.ac.kr:201301/20687","is_oa":false,"landing_page_url":"http://ieeexplore.ieee.org/document/7401111/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401118","display_name":"Scholarworks@UNIST (Ulsan National Institute of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I48566637","host_organization_name":"Ulsan National Institute of Science and Technology","host_organization_lineage":["https://openalex.org/I48566637"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"ARTICLE"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3302614327","display_name":null,"funder_award_id":"2013R1A1A1005534","funder_id":"https://openalex.org/F4320322120","funder_display_name":"National Research Foundation of Korea"}],"funders":[{"id":"https://openalex.org/F4320322120","display_name":"National Research Foundation of Korea","ror":"https://ror.org/013aysd81"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1491178396","https://openalex.org/W2042766074","https://openalex.org/W2043252594","https://openalex.org/W2091452063","https://openalex.org/W2113124853","https://openalex.org/W2125951114","https://openalex.org/W2135288949","https://openalex.org/W2170043488","https://openalex.org/W2309639351","https://openalex.org/W4247312607"],"related_works":["https://openalex.org/W2103891735","https://openalex.org/W2165782970","https://openalex.org/W1699640189","https://openalex.org/W1509186321","https://openalex.org/W4247392639","https://openalex.org/W2048382960","https://openalex.org/W2238413218","https://openalex.org/W1608801611","https://openalex.org/W1718215111","https://openalex.org/W4250081939"],"abstract_inverted_index":{"Most":[0],"existing":[1],"solutions":[2],"to":[3,23],"pipelining":[4],"nested":[5,33,74,98],"loops":[6,34,75,99],"are":[7],"developed":[8],"for":[9,18],"general":[10],"purpose":[11],"processors,":[12],"and":[13,69],"may":[14],"not":[15],"work":[16],"efficiently":[17],"field-programmable":[19],"gate":[20],"arrays":[21],"due":[22],"loop":[24,63],"control":[25],"overhead.":[26],"This":[27],"is":[28],"especially":[29],"true":[30],"when":[31],"the":[32,70,83,95],"have":[35],"nonrectangular":[36,56,101],"iteration":[37],"spaces":[38],"(IS).":[39],"Thus":[40],"we":[41],"propose":[42],"a":[43],"novel":[44],"method":[45],"that":[46,61,90],"can":[47,65,76,93],"transform":[48],"triangular":[49],"IS-the":[50],"most":[51],"frequently":[52],"found":[53],"type":[54],"of":[55,73,97],"IS-into":[57],"rectangular":[58],"ones,":[59],"so":[60],"other":[62],"transformations":[64],"be":[66,77],"effectively":[67],"applied":[68],"overall":[71],"performance":[72,96],"maximized.":[78],"Our":[79],"evaluation":[80],"results":[81],"using":[82],"state-of-the-art":[84],"Vivado":[85],"high-level":[86],"synthesis":[87],"tool":[88],"demonstrate":[89],"our":[91],"technique":[92],"improve":[94],"with":[100],"IS":[102],"significantly.":[103]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}