{"id":"https://openalex.org/W2473709247","doi":"https://doi.org/10.1109/tvlsi.2015.2509459","title":"HAVA: Heterogeneous Multicore ASIP for Multichannel Low-Bit-Rate Vocoder Applications","display_name":"HAVA: Heterogeneous Multicore ASIP for Multichannel Low-Bit-Rate Vocoder Applications","publication_year":2016,"publication_date":"2016-01-18","ids":{"openalex":"https://openalex.org/W2473709247","doi":"https://doi.org/10.1109/tvlsi.2015.2509459","mag":"2473709247"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2015.2509459","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2509459","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009514612","display_name":"Zhenqi Wei","orcid":null},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zhenqi Wei","raw_affiliation_strings":["Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032986088","display_name":"Peilin Liu","orcid":"https://orcid.org/0000-0002-5321-2336"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Peilin Liu","raw_affiliation_strings":["Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028033603","display_name":"Rongdi Sun","orcid":"https://orcid.org/0000-0002-8005-7458"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Rongdi Sun","raw_affiliation_strings":["Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102005408","display_name":"Jun Dai","orcid":"https://orcid.org/0000-0003-2185-7911"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jun Dai","raw_affiliation_strings":["Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100988252","display_name":"Zunquan Zhou","orcid":null},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zunquan Zhou","raw_affiliation_strings":["Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086051055","display_name":"Geng Xiang-ming","orcid":null},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiangming Geng","raw_affiliation_strings":["Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048965499","display_name":"Rendong Ying","orcid":"https://orcid.org/0000-0001-6670-149X"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Rendong Ying","raw_affiliation_strings":["Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5009514612"],"corresponding_institution_ids":["https://openalex.org/I183067930"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0697227,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"24","issue":"7","first_page":"2593","last_page":"2597"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7993601560592651},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7371463179588318},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.6115835905075073},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5337399244308472},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.46667754650115967},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42021408677101135},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34536829590797424},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3367392420768738},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.23220163583755493},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1481468379497528},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12096351385116577}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7993601560592651},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7371463179588318},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.6115835905075073},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5337399244308472},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.46667754650115967},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42021408677101135},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34536829590797424},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3367392420768738},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.23220163583755493},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1481468379497528},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12096351385116577}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2015.2509459","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2509459","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6700000166893005,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1921927455","https://openalex.org/W1969501631","https://openalex.org/W1969622542","https://openalex.org/W2001255168","https://openalex.org/W2015912445","https://openalex.org/W2017855455","https://openalex.org/W2046628286","https://openalex.org/W2062012250","https://openalex.org/W2100656191","https://openalex.org/W2111269067","https://openalex.org/W2115553177","https://openalex.org/W2117512604","https://openalex.org/W2131924410","https://openalex.org/W6642480787","https://openalex.org/W6654430274","https://openalex.org/W6675123124"],"related_works":["https://openalex.org/W1998013902","https://openalex.org/W3023876411","https://openalex.org/W2550108858","https://openalex.org/W123152114","https://openalex.org/W1781968824","https://openalex.org/W4247993032","https://openalex.org/W3145476088","https://openalex.org/W2117274229","https://openalex.org/W1963867998","https://openalex.org/W3002622661"],"abstract_inverted_index":{"As":[0],"are":[1,14],"widely":[2],"used":[3],"in":[4,110],"military":[5],"and":[6,43,52,115],"security":[7],"fields,":[8],"multiple":[9],"channels":[10,126],"of":[11,49,76,106,127],"low-bit-rate":[12,34],"vocoders":[13,35,77,97],"required":[15],"to":[16],"perform":[17,95],"on":[18,56],"embedded":[19],"devices":[20],"efficiently.":[21],"We":[22],"propose":[23],"HAVA,":[24],"a":[25,53,57,62,99,111],"multicore":[26,67],"Application":[27],"Specific":[28],"Instruction":[29],"Set":[30,64],"Processor":[31],"for":[32,90,124],"multichannel":[33,96],"with":[36,82,98],"real-time":[37,73],"performance.":[38],"To":[39],"provide":[40],"both":[41],"flexibility":[42],"efficiency,":[44],"HAVA":[45,69,93,107],"integrates":[46],"two":[47],"types":[48],"processing":[50],"cores":[51],"shared-memory":[54],"core":[55],"2-D-mesh":[58],"on-chip":[59,88],"network.":[60],"Adopting":[61],"single-Instruction":[63],"Architecture":[65],"heterogeneous":[66],"architecture,":[68],"cuts":[70],"down":[71],"the":[72,87],"performance":[74],"requirement":[75],"by":[78],"over":[79],"40%":[80],"compared":[81],"other":[83],"platforms.":[84],"By":[85],"leveraging":[86],"network":[89],"intercore":[91],"communication,":[92],"can":[94],"marginal":[100],"efficiency":[101],"loss.":[102],"The":[103],"chip":[104],"implementation":[105],"is":[108],"finished":[109],"40-nm":[112],"CMOS":[113],"technology":[114],"it":[116],"dissipates":[117],"149":[118],"mW":[119],"at":[120],"100-MHz":[121],"operating":[122],"frequency":[123],"four":[125],"encoders.":[128]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}