{"id":"https://openalex.org/W2342436688","doi":"https://doi.org/10.1109/tvlsi.2015.2508038","title":"Design and FPGA Implementation of a Reconfigurable 1024-Channel Channelization Architecture for SDR Application","display_name":"Design and FPGA Implementation of a Reconfigurable 1024-Channel Channelization Architecture for SDR Application","publication_year":2016,"publication_date":"2016-01-06","ids":{"openalex":"https://openalex.org/W2342436688","doi":"https://doi.org/10.1109/tvlsi.2015.2508038","mag":"2342436688"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2015.2508038","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2508038","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100638728","display_name":"Xue Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I9224756","display_name":"Northeastern University","ror":"https://ror.org/03awzbc87","country_code":"CN","type":"education","lineage":["https://openalex.org/I9224756"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xue Liu","raw_affiliation_strings":["Department of Information Science and Engineering, Northeastern University, Shenyang, China","Dept. of Information Science and Engineering, Northeastern University, Shenyang, China"],"affiliations":[{"raw_affiliation_string":"Department of Information Science and Engineering, Northeastern University, Shenyang, China","institution_ids":["https://openalex.org/I9224756"]},{"raw_affiliation_string":"Dept. of Information Science and Engineering, Northeastern University, Shenyang, China","institution_ids":["https://openalex.org/I9224756"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004837462","display_name":"Zeke Wang","orcid":"https://orcid.org/0000-0001-8550-9241"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Ze-Ke Wang","raw_affiliation_strings":["School of Computer Engineering, Nanyang Technological University, Singapore","School of Computer Engineering, Nanyang Technological University, Singapore#TAB#"],"affiliations":[{"raw_affiliation_string":"School of Computer Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"School of Computer Engineering, Nanyang Technological University, Singapore#TAB#","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001074845","display_name":"Qingxu Deng","orcid":"https://orcid.org/0000-0002-5185-6306"},"institutions":[{"id":"https://openalex.org/I9224756","display_name":"Northeastern University","ror":"https://ror.org/03awzbc87","country_code":"CN","type":"education","lineage":["https://openalex.org/I9224756"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qing-Xu Deng","raw_affiliation_strings":["Department of Information Science and Engineering, Northeastern University, Shenyang, China","Dept. of Information Science and Engineering, Northeastern University, Shenyang, China"],"affiliations":[{"raw_affiliation_string":"Department of Information Science and Engineering, Northeastern University, Shenyang, China","institution_ids":["https://openalex.org/I9224756"]},{"raw_affiliation_string":"Dept. of Information Science and Engineering, Northeastern University, Shenyang, China","institution_ids":["https://openalex.org/I9224756"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100638728"],"corresponding_institution_ids":["https://openalex.org/I9224756"],"apc_list":null,"apc_paid":null,"fwci":0.7565,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.70048827,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"24","issue":"7","first_page":"2449","last_page":"2461"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7181328535079956},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7168202996253967},{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.5836460590362549},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5698379278182983},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5333296060562134},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4759877920150757},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4314126968383789},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.42891770601272583},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.4288065433502197},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4221895933151245},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4193936586380005},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3485223650932312},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3349524140357971},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2343982458114624},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1673985719680786},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12060418725013733},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11263412237167358}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7181328535079956},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7168202996253967},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.5836460590362549},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5698379278182983},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5333296060562134},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4759877920150757},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4314126968383789},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.42891770601272583},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.4288065433502197},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4221895933151245},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4193936586380005},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3485223650932312},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3349524140357971},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2343982458114624},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1673985719680786},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12060418725013733},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11263412237167358},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2015.2508038","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2508038","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8","score":0.6200000047683716}],"awards":[{"id":"https://openalex.org/G2382313638","display_name":null,"funder_award_id":"N140403003","funder_id":"https://openalex.org/F4320335787","funder_display_name":"Fundamental Research Funds for the Central Universities"},{"id":"https://openalex.org/G6234167054","display_name":null,"funder_award_id":"61501103","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G8030424166","display_name":null,"funder_award_id":"61472072","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320335787","display_name":"Fundamental Research Funds for the Central Universities","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W165778107","https://openalex.org/W1876018024","https://openalex.org/W1996052333","https://openalex.org/W2014645249","https://openalex.org/W2051258777","https://openalex.org/W2098235119","https://openalex.org/W2103244632","https://openalex.org/W2112138854","https://openalex.org/W2114672756","https://openalex.org/W2117912727","https://openalex.org/W2119329660","https://openalex.org/W2125804147","https://openalex.org/W2129826011","https://openalex.org/W2136058022","https://openalex.org/W2138257045","https://openalex.org/W2141128974","https://openalex.org/W2141579705","https://openalex.org/W2147366900","https://openalex.org/W2155595938","https://openalex.org/W2157210300","https://openalex.org/W2169539839","https://openalex.org/W2539729594"],"related_works":["https://openalex.org/W4387951306","https://openalex.org/W1967938402","https://openalex.org/W2014165129","https://openalex.org/W2367348190","https://openalex.org/W594316872","https://openalex.org/W2831860248","https://openalex.org/W2386041993","https://openalex.org/W2367794224","https://openalex.org/W2072850836","https://openalex.org/W1608572506"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,153],"present":[4],"a":[5,95,160],"novel":[6,96],"channelization":[7,75,157],"architecture,":[8],"which":[9],"can":[10,45],"simultaneously":[11],"process":[12],"two":[13],"channels":[14,25],"of":[15,26,41,54,67,88,126,129],"complex":[16,27],"input":[17],"data":[18,90],"and":[19,36,62,80,116,144],"provide":[20],"up":[21],"to":[22,102,106,122],"1024":[23],"independent":[24],"output":[28,43,59],"data.":[29],"The":[30,112,165],"proposed":[31,101,109,135,156],"architecture":[32,158],"is":[33,100],"highly":[34],"modular":[35],"generic,":[37],"so":[38,63],"that":[39,169],"parameters":[40],"each":[42],"channel":[44,97],"be":[46],"dynamically":[47],"changed":[48],"even":[49],"at":[50],"runtime":[51],"in":[52,148,159],"terms":[53],"the":[55,86,89,93,108,124,130,134,155,173,177],"bandwidth,":[56],"center":[57],"frequency,":[58],"sampling":[60],"rate,":[61],"on.":[64],"It":[65],"consists":[66],"one":[68,77,81],"tunable":[69],"pipelined":[70],"frequency":[71],"transform":[72],"(TPFT)-based":[73],"coarse":[74],"block,":[76],"tuning":[78],"unit,":[79],"resampling":[82,137],"filter.":[83],"Based":[84],"on":[85],"analysis":[87],"dependence":[91],"between":[92],"subbands,":[94],"splitting":[98],"scheme":[99],"enable":[103],"multiple":[104],"subbands":[105],"share":[107],"TPFT":[110,131],"block.":[111,132],"multiplier":[113],"block":[114],"(MB)":[115],"subexpression":[117],"sharing":[118],"techniques":[119],"are":[120],"used":[121],"reduce":[123],"number":[125],"arithmetic":[127],"units":[128],"Moreover,":[133],"Farrow-based":[136],"filter":[138],"does":[139],"not":[140],"require":[141],"division":[142],"operation":[143],"dual-port":[145],"RAMs":[146],"resulting":[147],"significant":[149],"area":[150],"saving.":[151],"Finally,":[152],"implement":[154],"single":[161],"field-programmable":[162],"gate":[163],"array.":[164],"experiment":[166],"results":[167],"indicate":[168],"our":[170],"design":[171],"provides":[172],"flexibility":[174],"associated":[175],"with":[176,181],"existing":[178],"works,":[179],"but":[180],"greater":[182],"resource":[183],"efficiency.":[184]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}