{"id":"https://openalex.org/W2344503214","doi":"https://doi.org/10.1109/tvlsi.2015.2507597","title":"CWFP: Novel Collective Writeback and Fill Policy for Last-Level DRAM Cache","display_name":"CWFP: Novel Collective Writeback and Fill Policy for Last-Level DRAM Cache","publication_year":2016,"publication_date":"2016-01-07","ids":{"openalex":"https://openalex.org/W2344503214","doi":"https://doi.org/10.1109/tvlsi.2015.2507597","mag":"2344503214"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2015.2507597","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2507597","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054524841","display_name":"Shouyi Yin","orcid":"https://orcid.org/0000-0003-2309-572X"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shouyi Yin","raw_affiliation_strings":["National Laboratory for Information Science and Technology, Institute of Microelectronics, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Laboratory for Information Science and Technology, Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100614418","display_name":"Weizhi Xu","orcid":"https://orcid.org/0000-0001-7549-4138"},"institutions":[{"id":"https://openalex.org/I28006308","display_name":"Shandong Normal University","ror":"https://ror.org/01wy3h363","country_code":"CN","type":"education","lineage":["https://openalex.org/I28006308"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weizhi Xu","raw_affiliation_strings":["School of Information Science and Engineering, Shandong Normal University, Jinan, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Information Science and Engineering, Shandong Normal University, Jinan, China","institution_ids":["https://openalex.org/I28006308"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101637628","display_name":"Jiakun Li","orcid":"https://orcid.org/0000-0003-1487-4967"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiakun Li","raw_affiliation_strings":["Stanford University, Stanford, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100358856","display_name":"Leibo Liu","orcid":"https://orcid.org/0000-0001-7548-4116"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Leibo Liu","raw_affiliation_strings":["National Laboratory for Information Science and Technology, Institute of Microelectronics, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Laboratory for Information Science and Technology, Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036023084","display_name":"Shaojun Wei","orcid":"https://orcid.org/0000-0001-5117-7920"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shaojun Wei","raw_affiliation_strings":["National Laboratory for Information Science and Technology, Institute of Microelectronics, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Laboratory for Information Science and Technology, Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6248,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.6557454,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"24","issue":"7","first_page":"2548","last_page":"2561"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8418424129486084},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8397977352142334},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7368725538253784},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.5159602761268616},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49507156014442444},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.4861268997192383},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.4670860767364502},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4554852545261383},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.44363078474998474},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4099629521369934},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.29814282059669495},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26728880405426025},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.1564134657382965},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.116495281457901},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.09608310461044312},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.07670223712921143}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8418424129486084},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8397977352142334},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7368725538253784},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.5159602761268616},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49507156014442444},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.4861268997192383},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.4670860767364502},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4554852545261383},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.44363078474998474},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4099629521369934},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.29814282059669495},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26728880405426025},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.1564134657382965},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.116495281457901},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.09608310461044312},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.07670223712921143},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2015.2507597","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2507597","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","score":0.7900000214576721,"display_name":"Peace, Justice and strong institutions"}],"awards":[{"id":"https://openalex.org/G3907330648","display_name":null,"funder_award_id":"61274131","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G6043567556","display_name":null,"funder_award_id":"ZR2015FQ009","funder_id":"https://openalex.org/F4320324174","funder_display_name":"Natural Science Foundation of Shandong Province"},{"id":"https://openalex.org/G7510986856","display_name":null,"funder_award_id":"ZR2014FQ009","funder_id":"https://openalex.org/F4320324174","funder_display_name":"Natural Science Foundation of Shandong Province"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320324174","display_name":"Natural Science Foundation of Shandong Province","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1979866689","https://openalex.org/W1979978831","https://openalex.org/W2014641514","https://openalex.org/W2027829345","https://openalex.org/W2036853599","https://openalex.org/W2058752853","https://openalex.org/W2068563131","https://openalex.org/W2071208935","https://openalex.org/W2075293780","https://openalex.org/W2082982763","https://openalex.org/W2088347047","https://openalex.org/W2100913437","https://openalex.org/W2103230755","https://openalex.org/W2106627927","https://openalex.org/W2109292926","https://openalex.org/W2112605786","https://openalex.org/W2118742653","https://openalex.org/W2120829734","https://openalex.org/W2124350608","https://openalex.org/W2131413854","https://openalex.org/W2143773524","https://openalex.org/W2147657366","https://openalex.org/W2148797773","https://openalex.org/W2152165066","https://openalex.org/W2160996172","https://openalex.org/W2162838417","https://openalex.org/W2169865228","https://openalex.org/W2999749424","https://openalex.org/W3139689176","https://openalex.org/W4214898277","https://openalex.org/W4231691742","https://openalex.org/W4232453610","https://openalex.org/W4234313977","https://openalex.org/W4245045245","https://openalex.org/W4247823503"],"related_works":["https://openalex.org/W2114386333","https://openalex.org/W2206576460","https://openalex.org/W2538519144","https://openalex.org/W2167303720","https://openalex.org/W2012518269","https://openalex.org/W4243772489","https://openalex.org/W57688818","https://openalex.org/W2109715593","https://openalex.org/W1963899689","https://openalex.org/W2103774587"],"abstract_inverted_index":{"Stacked":[0],"DRAM":[1,42,50,80,93,104,190,196],"used":[2],"as":[3],"the":[4,20,31,39,62,67,79,92,127,146,157,161,164,181,204],"last-level":[5],"caches":[6],"(LLCs)":[7],"in":[8,78,109],"multicore":[9],"systems":[10],"delivers":[11],"performance":[12,21],"enhancement":[13],"due":[14],"to":[15,37,61,91,126,156],"its":[16,27,46],"capacity":[17,101],"benefit.":[18],"While":[19],"of":[22,41,66,76,111,131],"LLC":[23],"depends":[24],"heavily":[25],"upon":[26],"block":[28],"replacement":[29,33],"policy,":[30,186,192],"conventional":[32],"policy":[34,53,123,148,166,198],"needs":[35],"redesigning":[36],"exploit":[38],"best":[40],"cache":[43,51,94],"and":[44,103,121,138,176,193,209],"avoid":[45],"drawbacks.":[47],"The":[48,141],"existing":[49],"insertion":[52],"blindly":[54],"forwards":[55],"victim":[56],"lines":[57],"replaced":[58],"from":[59],"L3":[60],"off-chip":[63],"memory,":[64],"regardless":[65],"potential":[68],"for":[69],"increased":[70],"hits":[71],"by":[72,173],"placing":[73],"a":[74,83,118,151],"fraction":[75],"them":[77],"cache.":[81,214],"Nevertheless,":[82],"na\u00efve":[84],"design":[85],"that":[86,124,145],"steers":[87],"all":[88],"dirty":[89],"victims":[90],"introduces":[95],"excessive":[96],"writeback":[97,112,120,139],"traffic,":[98],"which":[99],"aggravates":[100],"misses":[102,137],"interference.":[105],"To":[106],"leverage":[107],"insertions":[108],"terms":[110],"or":[113],"fill":[114,122],"requests,":[115],"we":[116],"propose":[117],"collective":[119],"adapts":[125],"distinct":[128],"access":[129],"patterns":[130],"heterogeneous":[132],"workloads":[133],"based":[134],"on":[135,160,199,211],"runtime":[136],"efficiency.":[140],"synthesis":[142],"result":[143],"shows":[144],"new":[147,165],"has":[149],"only":[150],"small":[152],"hardware":[153],"overhead.":[154],"According":[155],"experimental":[158],"results":[159],"gem5":[162],"simulator,":[163],"increases":[167],"harmonic":[168],"instruction":[169],"per":[170],"cycle":[171],"throughput":[172],"18%,":[174],"11.6%,":[175],"11.7%,":[177],"respectively,":[178],"compared":[179],"with":[180],"Always":[182],"Writeback":[183,188],"(AW)-Always":[184],"Fill":[185],"Never":[187],"Adaptive":[189,195],"Placement":[191,197],"AW":[194],"64-MB":[200,212],"alloy":[201],"cache,":[202],"while":[203],"improvement":[205],"is":[206],"19.3%,":[207],"13.7%,":[208],"14.5%":[210],"MissMap":[213]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}