{"id":"https://openalex.org/W2343277027","doi":"https://doi.org/10.1109/tvlsi.2015.2506607","title":"A Top-Down Design Methodology Encompassing Components Variations Due to Wide-Range Operation in Frequency Synthesizer PLLs","display_name":"A Top-Down Design Methodology Encompassing Components Variations Due to Wide-Range Operation in Frequency Synthesizer PLLs","publication_year":2016,"publication_date":"2016-01-01","ids":{"openalex":"https://openalex.org/W2343277027","doi":"https://doi.org/10.1109/tvlsi.2015.2506607","mag":"2343277027"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2015.2506607","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2506607","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059276265","display_name":"Omar Abdelfattah","orcid":"https://orcid.org/0000-0001-8025-9212"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Omar Abdelfattah","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montreal, QC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, QC, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068195117","display_name":"George Gal","orcid":null},"institutions":[{"id":"https://openalex.org/I4210118824","display_name":"M&I/Partners","ror":"https://ror.org/02kc0ck80","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210118824"]},{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA","NL"],"is_corresponding":false,"raw_author_name":"George Gal","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University","M.I.I.P"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"M.I.I.P","institution_ids":["https://openalex.org/I4210118824"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083312864","display_name":"Gordon W. Roberts","orcid":"https://orcid.org/0000-0002-4880-0272"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Gordon W. Roberts","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montreal, QC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, QC, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110036129","display_name":"I. Shih","orcid":null},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Ishiang Shih","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montreal, QC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, QC, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113513339","display_name":"Yi-Chi Shih","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yi-Chi Shih","raw_affiliation_strings":["Department of Electrical Engineering, University of California at Los Angeles, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of California at Los Angeles, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5346,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.69011143,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"12"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8693668842315674},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.7553672790527344},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6858900785446167},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.6618921160697937},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.6477975845336914},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.6354036331176758},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.504130482673645},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4969785511493683},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.4499628245830536},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.41378524899482727},{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.41101646423339844},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.3565562963485718},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.34331464767456055},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3131321668624878},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23489627242088318}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8693668842315674},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.7553672790527344},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6858900785446167},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.6618921160697937},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.6477975845336914},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.6354036331176758},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.504130482673645},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4969785511493683},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.4499628245830536},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.41378524899482727},{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.41101646423339844},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.3565562963485718},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.34331464767456055},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3131321668624878},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23489627242088318},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2015.2506607","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2506607","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W13536631","https://openalex.org/W1562942484","https://openalex.org/W1590762561","https://openalex.org/W1967447536","https://openalex.org/W1977302952","https://openalex.org/W1981194455","https://openalex.org/W1995555774","https://openalex.org/W1998456226","https://openalex.org/W2026861460","https://openalex.org/W2037834010","https://openalex.org/W2054274626","https://openalex.org/W2096146488","https://openalex.org/W2104340505","https://openalex.org/W2107208989","https://openalex.org/W2113699326","https://openalex.org/W2113782045","https://openalex.org/W2127567917","https://openalex.org/W2137083705","https://openalex.org/W2137414433","https://openalex.org/W2139582289","https://openalex.org/W2152081306","https://openalex.org/W2152126312","https://openalex.org/W2155870661","https://openalex.org/W2156412600","https://openalex.org/W2163919544","https://openalex.org/W2169400784","https://openalex.org/W4246804698","https://openalex.org/W6635560983","https://openalex.org/W6642167059"],"related_works":["https://openalex.org/W2359366503","https://openalex.org/W2375072050","https://openalex.org/W2330020385","https://openalex.org/W1486070987","https://openalex.org/W2217043549","https://openalex.org/W2376731877","https://openalex.org/W1600405202","https://openalex.org/W2976219355","https://openalex.org/W3145870900","https://openalex.org/W2110035284"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,17,145,156],"complete":[4],"methodology":[5,86,120],"to":[6,78,95,152,167,175],"model,":[7],"design,":[8],"and":[9,57,102,107,129,135,174],"implement":[10],"wide":[11],"tuning-range":[12],"phase-locked":[13],"loops":[14],"(PLLs)":[15],"using":[16,49,66,155],"top-down":[18],"approach.":[19],"Mathematical":[20],"equations":[21],"that":[22,39,143],"illustrate":[23],"the":[24,27,33,41,44,58,73,80,88,91,98,113,119,123,126,169,172,177,181],"contribution":[25],"of":[26,30,43,61,137,171],"different":[28],"sources":[29],"noise":[31,59],"in":[32,90,97,162],"PLL":[34,45,53,114,142],"are":[35,47,55,183],"presented.":[36],"Behavioral":[37],"models":[38,173],"encompass":[40],"nonidealities":[42],"components":[46,54],"described":[48],"Verilog-A":[50],"language.":[51],"The":[52,69,84,133],"designed,":[56],"performance":[60],"each":[62],"component":[63],"is":[64,76,160],"evaluated":[65],"transistor-level":[67],"simulations.":[68],"extracted":[70],"jitter":[71],"from":[72,149],"individual":[74],"blocks":[75],"used":[77],"find":[79],"overall":[81],"system":[82],"noise.":[83],"proposed":[85],"considers":[87,122],"variations":[89],"loop":[92],"dynamics":[93],"due":[94],"changes":[96],"voltage-controlled":[99],"oscillator":[100],"gain":[101],"noise,":[103,127],"frequency":[104,140,147],"divider":[105],"ratio,":[106],"charge":[108],"pump":[109],"current.":[110],"While":[111],"optimizing":[112],"for":[115],"maximum":[116],"tuning":[117],"range,":[118],"also":[121],"tradeoff":[124],"between":[125],"speed,":[128],"reference":[130],"spurs":[131],"attenuation.":[132],"design":[134],"implementation":[136],"an":[138],"integer-N":[139],"synthesizer":[141],"covers":[144],"continuous":[146],"range":[148],"156.25":[150],"MHz":[151],"10":[153],"GHz":[154],"65-nm":[157],"CMOS":[158],"technology":[159],"demonstrated":[161],"this":[163],"paper.":[164],"Measurement":[165],"results":[166],"verify":[168],"accuracy":[170],"validate":[176],"predictions":[178],"made":[179],"by":[180],"simulations":[182],"provided.":[184]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}