{"id":"https://openalex.org/W2343850787","doi":"https://doi.org/10.1109/tvlsi.2015.2504119","title":"A Programmable and Configurable Mixed-Mode FPAA SoC","display_name":"A Programmable and Configurable Mixed-Mode FPAA SoC","publication_year":2016,"publication_date":"2016-01-01","ids":{"openalex":"https://openalex.org/W2343850787","doi":"https://doi.org/10.1109/tvlsi.2015.2504119","mag":"2343850787"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2015.2504119","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2504119","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071397499","display_name":"Suma George","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Suma George","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101978051","display_name":"Sihwan Kim","orcid":"https://orcid.org/0000-0002-3930-965X"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sihwan Kim","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066075891","display_name":"Sahil Shah","orcid":"https://orcid.org/0000-0001-7403-2388"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sahil Shah","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073433071","display_name":"Jennifer Hasler","orcid":"https://orcid.org/0000-0002-6866-3156"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jennifer Hasler","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063480117","display_name":"Michelle Collins","orcid":"https://orcid.org/0000-0002-1693-3265"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michelle Collins","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007534474","display_name":"Farhan Adil","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Farhan Adil","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040453854","display_name":"Richard Wunderlich","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Richard Wunderlich","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089127443","display_name":"Stephen Nease","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Stephen Nease","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103453478","display_name":"Shubha Ramakrishnan","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shubha Ramakrishnan","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5071397499"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":12.1369,"has_fulltext":false,"cited_by_count":156,"citation_normalized_percentile":{"value":0.99068533,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-analog-array","display_name":"Field-programmable analog array","score":0.9456101655960083},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.653038740158081},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5083083510398865},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.49489229917526245},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4591362774372101},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4471761882305145},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.442214697599411},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3561505079269409},{"id":"https://openalex.org/keywords/analog-multiplier","display_name":"Analog multiplier","score":0.2566128969192505},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.2354344129562378},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.10553339123725891}],"concepts":[{"id":"https://openalex.org/C149128552","wikidata":"https://www.wikidata.org/wiki/Q380201","display_name":"Field-programmable analog array","level":5,"score":0.9456101655960083},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.653038740158081},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5083083510398865},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.49489229917526245},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4591362774372101},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4471761882305145},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.442214697599411},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3561505079269409},{"id":"https://openalex.org/C98142538","wikidata":"https://www.wikidata.org/wiki/Q485005","display_name":"Analog multiplier","level":4,"score":0.2566128969192505},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.2354344129562378},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.10553339123725891}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2015.2504119","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2504119","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1531006347","https://openalex.org/W1547056875","https://openalex.org/W1567905758","https://openalex.org/W1969302331","https://openalex.org/W1975936798","https://openalex.org/W1985745236","https://openalex.org/W2014307680","https://openalex.org/W2038078811","https://openalex.org/W2040429262","https://openalex.org/W2061180981","https://openalex.org/W2090054985","https://openalex.org/W2093478962","https://openalex.org/W2100734450","https://openalex.org/W2104794633","https://openalex.org/W2112357477","https://openalex.org/W2118249063","https://openalex.org/W2120461003","https://openalex.org/W2124339910","https://openalex.org/W2139016795","https://openalex.org/W2145183934","https://openalex.org/W2149005611","https://openalex.org/W2149992244","https://openalex.org/W2163630896","https://openalex.org/W2168153801","https://openalex.org/W2342714807","https://openalex.org/W6632599965","https://openalex.org/W6680419907"],"related_works":["https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2160474882","https://openalex.org/W2502691491","https://openalex.org/W2119122672","https://openalex.org/W4246278333","https://openalex.org/W4292904049","https://openalex.org/W4213404769","https://openalex.org/W3130608118"],"abstract_inverted_index":{"This":[0,76],"paper":[1,77],"presents":[2],"a":[3,22,41,72],"floating-gate":[4],"(FG)-based,":[5],"field-programmable":[6],"analog":[7,14,54],"array":[8],"(FPAA)":[9],"system-on-chip":[10],"(SoC)":[11],"that":[12],"integrates":[13],"and":[15,18,28,49],"digital":[16],"programmable":[17,85],"configurable":[19],"blocks":[20],"with":[21],"16-bit":[23],"open-source":[24],"MSP430":[25],"microprocessor":[26],"(\u03bcP)":[27],"resulting":[29],"interface":[30],"circuitry.":[31],"We":[32],"show":[33],"the":[34,59,68,94,102],"FPAA":[35,60,104],"SoC":[36,61,103],"architecture,":[37,48],"experimental":[38],"results":[39],"from":[40],"range":[42],"of":[43,84,93],"circuits":[44],"compiled":[45,53],"into":[46],"this":[47],"system":[50],"measurements.":[51],"A":[52],"acoustic":[55],"command-word":[56],"classifier":[57],"on":[58],"requires":[62],"23":[63],"\u03bcW":[64],"to":[65,97],"experimentally":[66],"recognize":[67],"word":[69],"dark":[70],"in":[71],"TIMIT":[73],"database":[74],"phrase.":[75],"jointly":[78],"optimizes":[79],"high":[80,91],"parameter":[81],"density":[82,110],"(number":[83],"elements/area/process":[86],"normalized),":[87],"as":[88,90],"well":[89],"accessibility":[92],"computations":[95],"due":[96],"its":[98],"data":[99],"flow":[100],"handling;":[101],"is":[105],"600":[106],"000":[107],"\u00d7":[108],"higher":[109],"than":[111],"other":[112],"non-FG":[113],"approaches.":[114]},"counts_by_year":[{"year":2025,"cited_by_count":26},{"year":2024,"cited_by_count":12},{"year":2023,"cited_by_count":15},{"year":2022,"cited_by_count":10},{"year":2021,"cited_by_count":10},{"year":2020,"cited_by_count":11},{"year":2019,"cited_by_count":14},{"year":2018,"cited_by_count":17},{"year":2017,"cited_by_count":21},{"year":2016,"cited_by_count":19},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}