{"id":"https://openalex.org/W2344023735","doi":"https://doi.org/10.1109/tvlsi.2015.2503005","title":"EMDBAM: A Low-Power Dual Bit Associative Memory With Match Error and Mask Control","display_name":"EMDBAM: A Low-Power Dual Bit Associative Memory With Match Error and Mask Control","publication_year":2015,"publication_date":"2015-01-01","ids":{"openalex":"https://openalex.org/W2344023735","doi":"https://doi.org/10.1109/tvlsi.2015.2503005","mag":"2344023735"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2015.2503005","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2503005","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078490593","display_name":"Sandeep Mishra","orcid":"https://orcid.org/0000-0002-5893-9243"},"institutions":[{"id":"https://openalex.org/I9523339","display_name":"National Institute of Technology Meghalaya","ror":"https://ror.org/020vd6n84","country_code":"IN","type":"education","lineage":["https://openalex.org/I9523339"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Sandeep Mishra","raw_affiliation_strings":["Department of Electronics and Communication Engineering, National Institute of Technology Meghalaya, Shillong, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology Meghalaya, Shillong, India","institution_ids":["https://openalex.org/I9523339"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069928017","display_name":"Anup Dandapat","orcid":"https://orcid.org/0000-0002-0997-1220"},"institutions":[{"id":"https://openalex.org/I9523339","display_name":"National Institute of Technology Meghalaya","ror":"https://ror.org/020vd6n84","country_code":"IN","type":"education","lineage":["https://openalex.org/I9523339"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anup Dandapat","raw_affiliation_strings":["Department of Electronics and Communication Engineering, National Institute of Technology Meghalaya, Shillong, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology Meghalaya, Shillong, India","institution_ids":["https://openalex.org/I9523339"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5078490593"],"corresponding_institution_ids":["https://openalex.org/I9523339"],"apc_list":null,"apc_paid":null,"fwci":1.6149,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.84626476,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11478","display_name":"Caching and Content Delivery","score":0.9592000246047974,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9559999704360962,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7803905010223389},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.6717706918716431},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5384995341300964},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.49904656410217285},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.4878506660461426},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4629977345466614},{"id":"https://openalex.org/keywords/content-addressable-storage","display_name":"Content-addressable storage","score":0.46068739891052246},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.45178139209747314},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.44236570596694946},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.43372029066085815},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.42010629177093506},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.37201759219169617},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3497058153152466},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33717775344848633},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.2742898464202881},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.19614189863204956},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18064424395561218},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1743064522743225},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.16048330068588257},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1197233498096466},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11473140120506287}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7803905010223389},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.6717706918716431},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5384995341300964},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.49904656410217285},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.4878506660461426},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4629977345466614},{"id":"https://openalex.org/C2778618852","wikidata":"https://www.wikidata.org/wiki/Q1128613","display_name":"Content-addressable storage","level":4,"score":0.46068739891052246},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.45178139209747314},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.44236570596694946},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.43372029066085815},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.42010629177093506},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.37201759219169617},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3497058153152466},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33717775344848633},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.2742898464202881},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.19614189863204956},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18064424395561218},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1743064522743225},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.16048330068588257},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1197233498096466},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11473140120506287},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2015.2503005","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2503005","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1516272734","https://openalex.org/W1882930673","https://openalex.org/W1968145044","https://openalex.org/W1968457408","https://openalex.org/W1982231668","https://openalex.org/W1983604042","https://openalex.org/W1986214719","https://openalex.org/W1990734316","https://openalex.org/W1994672025","https://openalex.org/W1998915717","https://openalex.org/W2026015450","https://openalex.org/W2030590910","https://openalex.org/W2043493229","https://openalex.org/W2055898521","https://openalex.org/W2062143991","https://openalex.org/W2064254772","https://openalex.org/W2068933159","https://openalex.org/W2073209050","https://openalex.org/W2078703485","https://openalex.org/W2097203998","https://openalex.org/W2098477348","https://openalex.org/W2099838977","https://openalex.org/W2103664004","https://openalex.org/W2110134128","https://openalex.org/W2111781314","https://openalex.org/W2115440863","https://openalex.org/W2116869525","https://openalex.org/W2130225994","https://openalex.org/W2131913992","https://openalex.org/W2132874735","https://openalex.org/W2136308753","https://openalex.org/W2169851099"],"related_works":["https://openalex.org/W2019238062","https://openalex.org/W4285245242","https://openalex.org/W3049130895","https://openalex.org/W773491645","https://openalex.org/W119142178","https://openalex.org/W867516521","https://openalex.org/W4287306385","https://openalex.org/W2146569998","https://openalex.org/W2057195881","https://openalex.org/W3134061447"],"abstract_inverted_index":{"A":[0],"ternary":[1],"content":[2],"addressable":[3],"memory":[4,13,88],"(TCAM)":[5],"speeds":[6],"up":[7],"the":[8,12,29,37,101,123,132,143,160],"search":[9],"process":[10],"in":[11,68,159],"by":[14,146],"searching":[15],"through":[16,77,106],"prestored":[17],"contents":[18],"rather":[19],"than":[20],"addresses.":[21],"The":[22,83,110,138],"additional":[23],"don't":[24],"care":[25],"(X)":[26],"state":[27],"makes":[28],"TCAM":[30,152],"suitable":[31],"for":[32,43],"many":[33],"network":[34],"applications":[35],"but":[36],"large":[38,51],"amount":[39],"of":[40,60,66,157],"cell":[41,144],"requirement":[42],"storage":[44],"consumes":[45,96],"high":[46],"power":[47,98],"and":[48,72,92,99,122],"takes":[49],"a":[50,57,78,117,150,155],"design":[52,112,153],"area.":[53],"This":[54],"paper":[55],"presents":[56],"novel":[58],"architecture":[59],"TCAM,":[61],"which":[62],"prestores":[63],"2":[64],"bits":[65],"data":[67],"an":[69],"up-down":[70],"manner":[71],"provides":[73],"multiple":[74],"masking":[75],"operations":[76],"single":[79],"control":[80,94],"multimasking":[81],"circuit.":[82],"proposed":[84,111,139],"dual":[85],"bit":[86],"associative":[87],"with":[89,131,149,154],"match":[90,107],"error":[91,108],"mask":[93],"(EMDBAM)":[95],"low":[97],"selects":[100],"valid":[102],"value":[103],"on":[104],"matchline":[105],"controller.":[109],"has":[113,126],"been":[114,127],"implemented":[115],"using":[116,129],"standard":[118],"45-nm":[119],"CMOS":[120],"technology,":[121],"extracted":[124],"layout":[125],"simulated":[128],"SPECTRE":[130],"supply":[133],"voltage":[134],"at":[135],"1":[136],"V.":[137],"EMDBAM":[140],"can":[141],"reduce":[142],"area":[145],"39%":[147],"compared":[148],"basic":[151],"reduction":[156],"9.6%":[158],"energy-delay":[161],"product.":[162]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}