{"id":"https://openalex.org/W2342732973","doi":"https://doi.org/10.1109/tvlsi.2015.2501353","title":"Tolerating the Consequences of Multiple EM-Induced C4 Bump Failures","display_name":"Tolerating the Consequences of Multiple EM-Induced C4 Bump Failures","publication_year":2015,"publication_date":"2015-12-09","ids":{"openalex":"https://openalex.org/W2342732973","doi":"https://doi.org/10.1109/tvlsi.2015.2501353","mag":"2342732973"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2015.2501353","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2501353","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010103014","display_name":"Runjie Zhang","orcid":"https://orcid.org/0000-0001-9777-9660"},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Runjie Zhang","raw_affiliation_strings":["Oracle Corporation, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Oracle Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034701871","display_name":"Brett H. Meyer","orcid":"https://orcid.org/0000-0002-6650-3298"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Brett H. Meyer","raw_affiliation_strings":["McGill University, Montr\u00e9al, QC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"McGill University, Montr\u00e9al, QC, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052144233","display_name":"Ke Wang","orcid":"https://orcid.org/0000-0003-1945-6596"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ke Wang","raw_affiliation_strings":["Department of Computer Science, University of Virginia, Charlottesville, VA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Virginia, Charlottesville, VA, USA","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068766978","display_name":"Mircea R. Stan","orcid":"https://orcid.org/0000-0003-0577-9976"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mircea R. Stan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Virginia, Charlottesville, VA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Virginia, Charlottesville, VA, USA","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074818897","display_name":"Kevin Skadron","orcid":"https://orcid.org/0000-0002-8091-9302"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kevin Skadron","raw_affiliation_strings":["Department of Computer Science, University of Virginia, Charlottesville, VA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Virginia, Charlottesville, VA, USA","institution_ids":["https://openalex.org/I51556381"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3209,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.67366892,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"24","issue":"6","first_page":"2335","last_page":"2344"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4734251797199249},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.41106700897216797},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35745537281036377},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2305784821510315}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4734251797199249},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.41106700897216797},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35745537281036377},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2305784821510315}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2015.2501353","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2501353","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1945030456","display_name":null,"funder_award_id":"HR0011-13-C-0022","funder_id":"https://openalex.org/F4320332180","funder_display_name":"Defense Advanced Research Projects Agency"},{"id":"https://openalex.org/G2030156286","display_name":null,"funder_award_id":"MCDA-0903471","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G2734089524","display_name":null,"funder_award_id":"CNS-0916908","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W35708471","https://openalex.org/W1546169179","https://openalex.org/W1989683188","https://openalex.org/W1999314489","https://openalex.org/W2018352731","https://openalex.org/W2024678397","https://openalex.org/W2101229326","https://openalex.org/W2115932404","https://openalex.org/W2135277685","https://openalex.org/W2147657366","https://openalex.org/W2147924310","https://openalex.org/W2150608324","https://openalex.org/W2151236447","https://openalex.org/W2151869166","https://openalex.org/W2152828142","https://openalex.org/W2154857344","https://openalex.org/W2170382128","https://openalex.org/W2315541773","https://openalex.org/W2540193588","https://openalex.org/W2620552423","https://openalex.org/W2629157711","https://openalex.org/W3147282303","https://openalex.org/W3149694916","https://openalex.org/W4237906032","https://openalex.org/W6681797429","https://openalex.org/W6738446551"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W2382290278","https://openalex.org/W2478288626","https://openalex.org/W2350741829","https://openalex.org/W2530322880","https://openalex.org/W1596801655"],"abstract_inverted_index":{"With":[0],"ever-increasing":[1],"on-chip":[2,106],"current":[3],"density,":[4],"technology":[5],"scaling":[6],"is":[7,32,41,99],"pushing":[8],"the":[9,27,38,77,89,126],"electromigration":[10],"(EM)-induced":[11],"robustness":[12],"of":[13,29,81,91,95],"silicon":[14],"chips'":[15],"controlled":[16],"collapse":[17],"chip":[18,55],"connection":[19],"(C4)":[20],"bump":[21,114],"array":[22],"to":[23,34,45,75],"its":[24],"limit.":[25],"Since":[26],"density":[28],"C4":[30],"bumps":[31,52,61],"projected":[33],"be":[35,131],"constant":[36],"in":[37,105],"future,":[39],"it":[40],"increasingly":[42],"becoming":[43],"challenging":[44],"guarantee":[46],"EM-failure":[47],"free":[48],"for":[49,64],"all":[50],"power-supply":[51],"without":[53],"increasing":[54],"packaging":[56],"cost":[57],"or":[58],"encroaching":[59],"on":[60],"sites":[62],"needed":[63],"I/O.":[65],"In":[66],"this":[67],"paper,":[68],"we":[69],"develop":[70],"a":[71,92,119,124,142],"statistical":[72],"simulation":[73],"framework":[74],"analyze":[76],"mechanism":[78],"and":[79,116,141],"consequences":[80],"multiple":[82],"power-bump":[83,97,136],"wearout.":[84],"Our":[85],"analysis":[86],"shows":[87],"that":[88],"penalty":[90],"moderate":[93],"number":[94],"EM-induced":[96],"failures":[98,115],"fairly":[100],"small.":[101],"A":[102],"mild":[103],"increase":[104,118],"supply":[107],"voltage":[108],"noise":[109,145],"guardband":[110],"can":[111,130],"tolerate":[112],"these":[113],"significantly":[117,134],"system":[120,128],"mean-time-to-failure":[121],"(MTTF).":[122],"As":[123],"result,":[125],"targeted":[127],"MTTF":[129],"achieved":[132],"with":[133],"reduced":[135],"count":[137],"(e.g.,":[138,147],"43%":[139],"less)":[140],"small":[143],"extra":[144],"margin":[146],"0.5%":[148],"VddIR":[149],"drop).":[150]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}