{"id":"https://openalex.org/W2344622367","doi":"https://doi.org/10.1109/tvlsi.2015.2496312","title":"A Mismatch-Insensitive Skew Compensation Architecture for Clock Synchronization in 3-D ICs","display_name":"A Mismatch-Insensitive Skew Compensation Architecture for Clock Synchronization in 3-D ICs","publication_year":2015,"publication_date":"2015-01-01","ids":{"openalex":"https://openalex.org/W2344622367","doi":"https://doi.org/10.1109/tvlsi.2015.2496312","mag":"2344622367"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2015.2496312","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2496312","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090472178","display_name":"Tejinder Singh Sandhu","orcid":"https://orcid.org/0000-0002-3615-3717"},"institutions":[{"id":"https://openalex.org/I129902397","display_name":"Dalhousie University","ror":"https://ror.org/01e6qks80","country_code":"CA","type":"education","lineage":["https://openalex.org/I129902397"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Tejinder Singh Sandhu","raw_affiliation_strings":["VLSI Research Laboratory, Dalhousie University, Halifax, NS, Canada","Department of Electrical and Computer EngineeringVLSI Research Laboratory, Dalhousie University, Halifax, NS, Canada"],"affiliations":[{"raw_affiliation_string":"VLSI Research Laboratory, Dalhousie University, Halifax, NS, Canada","institution_ids":["https://openalex.org/I129902397"]},{"raw_affiliation_string":"Department of Electrical and Computer EngineeringVLSI Research Laboratory, Dalhousie University, Halifax, NS, Canada","institution_ids":["https://openalex.org/I129902397"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076483141","display_name":"Kamal El\u2010Sankary","orcid":"https://orcid.org/0000-0001-8104-6913"},"institutions":[{"id":"https://openalex.org/I129902397","display_name":"Dalhousie University","ror":"https://ror.org/01e6qks80","country_code":"CA","type":"education","lineage":["https://openalex.org/I129902397"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Kamal El-Sankary","raw_affiliation_strings":["VLSI Research Laboratory, Dalhousie University, Halifax, NS, Canada","Department of Electrical and Computer EngineeringVLSI Research Laboratory, Dalhousie University, Halifax, NS, Canada"],"affiliations":[{"raw_affiliation_string":"VLSI Research Laboratory, Dalhousie University, Halifax, NS, Canada","institution_ids":["https://openalex.org/I129902397"]},{"raw_affiliation_string":"Department of Electrical and Computer EngineeringVLSI Research Laboratory, Dalhousie University, Halifax, NS, Canada","institution_ids":["https://openalex.org/I129902397"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5090472178"],"corresponding_institution_ids":["https://openalex.org/I129902397"],"apc_list":null,"apc_paid":null,"fwci":0.5919,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.74027162,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"14"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7862805128097534},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7322558164596558},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.7314903736114502},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5636336207389832},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5486404299736023},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5229305028915405},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5198057889938354},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.48206979036331177},{"id":"https://openalex.org/keywords/compensation","display_name":"Compensation (psychology)","score":0.47302910685539246},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.45368966460227966},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4465984106063843},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.43477344512939453},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.41348177194595337},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.41212576627731323},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.4025810956954956},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.271448016166687},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18767529726028442},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11233755946159363}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7862805128097534},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7322558164596558},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.7314903736114502},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5636336207389832},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5486404299736023},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5229305028915405},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5198057889938354},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.48206979036331177},{"id":"https://openalex.org/C2780023022","wikidata":"https://www.wikidata.org/wiki/Q1338171","display_name":"Compensation (psychology)","level":2,"score":0.47302910685539246},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.45368966460227966},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4465984106063843},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.43477344512939453},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.41348177194595337},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.41212576627731323},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.4025810956954956},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.271448016166687},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18767529726028442},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11233755946159363},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C11171543","wikidata":"https://www.wikidata.org/wiki/Q41630","display_name":"Psychoanalysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2015.2496312","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2496312","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1490763633","https://openalex.org/W1964410717","https://openalex.org/W1969421959","https://openalex.org/W1987638749","https://openalex.org/W2002410918","https://openalex.org/W2013992232","https://openalex.org/W2023976101","https://openalex.org/W2029390138","https://openalex.org/W2033443176","https://openalex.org/W2055227209","https://openalex.org/W2061598749","https://openalex.org/W2066210619","https://openalex.org/W2089395228","https://openalex.org/W2095776198","https://openalex.org/W2117599119","https://openalex.org/W2126227985","https://openalex.org/W2140823559","https://openalex.org/W2144572765","https://openalex.org/W2148292324","https://openalex.org/W2171158799","https://openalex.org/W2173972090","https://openalex.org/W2174338079","https://openalex.org/W4240060104","https://openalex.org/W4255469943","https://openalex.org/W6656539271"],"related_works":["https://openalex.org/W2052455055","https://openalex.org/W4386968318","https://openalex.org/W2169622190","https://openalex.org/W1506442459","https://openalex.org/W2090237663","https://openalex.org/W2122646466","https://openalex.org/W853533475","https://openalex.org/W2003180247","https://openalex.org/W2116514610","https://openalex.org/W1514283284"],"abstract_inverted_index":{"Traditional":[0],"die-to-die":[1],"(DTD)":[2],"clock":[3,30,70],"skew":[4,23,39,103],"compensation":[5,24],"topologies":[6],"prerequisite":[7],"matched":[8],"delay":[9,45,68],"lines":[10,46],"or":[11,47],"equal":[12],"through-silicon":[13],"via":[14],"(TSV)":[15],"delays.":[16,50],"Unlike":[17],"previous":[18],"techniques,":[19],"the":[20,101,105],"proposed":[21,106],"mismatch-insensitive":[22],"architecture":[25,107],"can":[26],"maintain":[27],"a":[28,91,121],"synchronous":[29],"signal":[31],"between":[32],"two":[33],"dies,":[34],"while":[35,125],"completely":[36],"eliminating":[37],"any":[38],"arising":[40],"from":[41],"code-dependent":[42],"mismatch":[43,99],"in":[44,58,62,90,104],"unequal":[48],"TSV":[49,76],"The":[51],"performance":[52],"of":[53,64,67,84],"our":[54],"design":[55,87],"is":[56],"verified":[57],"theory":[59],"and":[60,78],"simulation":[61],"light":[63],"mismatch/finite":[65],"resolution":[66],"lines,":[69],"jitter,":[71],"phase":[72],"detector":[73],"dead":[74],"zone,":[75],"delay,":[77],"buffer":[79],"mismatch.":[80],"Postsynthesis":[81],"timing":[82],"verification":[83],"this":[85],"cell-based":[86],"was":[88,108],"done":[89],"65-nm":[92],"CMOS":[93],"process.":[94],"Under":[95],"similar":[96],"worse":[97],"case":[98],"conditions,":[100],"residual":[102],"delimited":[109],"to":[110],"32":[111],"ps":[112,119],"at":[113],"1":[114],"GHz,":[115],"compared":[116],"with":[117],"116":[118],"for":[120],"recent":[122],"DTD":[123],"topology,":[124],"consuming":[126],"only":[127],"2.1":[128],"mW.":[129]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}