{"id":"https://openalex.org/W2343144621","doi":"https://doi.org/10.1109/tvlsi.2015.2494741","title":"Total Jitter of Delay-Locked Loops Due to Four Main Jitter Sources","display_name":"Total Jitter of Delay-Locked Loops Due to Four Main Jitter Sources","publication_year":2015,"publication_date":"2015-01-01","ids":{"openalex":"https://openalex.org/W2343144621","doi":"https://doi.org/10.1109/tvlsi.2015.2494741","mag":"2343144621"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2015.2494741","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2494741","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053573476","display_name":"Mohammad Gholami","orcid":"https://orcid.org/0000-0003-4696-5900"},"institutions":[{"id":"https://openalex.org/I4871159","display_name":"University of Mazandaran","ror":"https://ror.org/05fp9g671","country_code":"IR","type":"education","lineage":["https://openalex.org/I4871159"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Mohammad Gholami","raw_affiliation_strings":["Electrical Engineering Department, University of Mazandaran, Babolsar, Iran"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, University of Mazandaran, Babolsar, Iran","institution_ids":["https://openalex.org/I4871159"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5053573476"],"corresponding_institution_ids":["https://openalex.org/I4871159"],"apc_list":null,"apc_paid":null,"fwci":1.1837,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.82372901,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9896436929702759},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5754074454307556},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5108885169029236},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.47843673825263977},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.46089380979537964},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.41178151965141296},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.4082051217556},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.40109777450561523},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.37015312910079956},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15085816383361816},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1035727858543396}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9896436929702759},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5754074454307556},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5108885169029236},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.47843673825263977},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.46089380979537964},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.41178151965141296},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.4082051217556},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.40109777450561523},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.37015312910079956},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15085816383361816},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1035727858543396},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2015.2494741","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2494741","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1586741581","https://openalex.org/W1968931272","https://openalex.org/W1997989133","https://openalex.org/W2011883403","https://openalex.org/W2013917550","https://openalex.org/W2021301020","https://openalex.org/W2027634456","https://openalex.org/W2086336002","https://openalex.org/W2098317737","https://openalex.org/W2111894524","https://openalex.org/W2123892792","https://openalex.org/W2152316587","https://openalex.org/W2152983061","https://openalex.org/W2160173333","https://openalex.org/W2163215998","https://openalex.org/W2565337129","https://openalex.org/W6676589753"],"related_works":["https://openalex.org/W2139484866","https://openalex.org/W2354050524","https://openalex.org/W2900271051","https://openalex.org/W2976219355","https://openalex.org/W2083878249","https://openalex.org/W2401743820","https://openalex.org/W3177439118","https://openalex.org/W1968064324","https://openalex.org/W1550227479","https://openalex.org/W4295813049"],"abstract_inverted_index":{"There":[0],"are":[1,31,34,86],"four":[2],"main":[3],"sources":[4,21,75],"of":[5,22,29,46,51,68,76,96],"jitter":[6,15,23,45,64,78,92],"in":[7,19,48,104],"delay-locked":[8],"loops":[9],"(DLLs).":[10],"In":[11],"this":[12],"paper,":[13],"DLL's":[14,63],"due":[16,72],"to":[17,38,44,73,88,109],"uncertainties":[18],"these":[20],"is":[24,102],"calculated.":[25,81],"Time":[26],"domain":[27],"equations":[28,85],"DLL":[30,47,101],"introduced,":[32],"which":[33],"the":[35,49,66,77,83,90,94,105,111],"key":[36],"parameters":[37],"obtain":[39],"a":[40,100],"closed-form":[41],"equation":[42],"related":[43],"presence":[50],"noisy":[52],"phase-frequency":[53],"detector,":[54],"charge":[55],"pump,":[56],"delay":[57,70],"cells,":[58],"and":[59],"reference":[60],"clock.":[61],"First,":[62],"at":[65,93],"output":[67,95],"each":[69,74],"cells":[71],"will":[79],"be":[80],"Then,":[82],"obtained":[84,112],"used":[87],"calculate":[89],"total":[91],"all":[97],"stages.":[98],"Finally,":[99],"designed":[103],"0.18-\u03bcm":[106],"CMOS":[107],"technology":[108],"validate":[110],"equations.":[113]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}