{"id":"https://openalex.org/W2340079701","doi":"https://doi.org/10.1109/tvlsi.2015.2486781","title":"Trigger-Centric Loop Mapping on CGRAs","display_name":"Trigger-Centric Loop Mapping on CGRAs","publication_year":2015,"publication_date":"2015-10-26","ids":{"openalex":"https://openalex.org/W2340079701","doi":"https://doi.org/10.1109/tvlsi.2015.2486781","mag":"2340079701"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2015.2486781","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2486781","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054524841","display_name":"Shouyi Yin","orcid":"https://orcid.org/0000-0003-2309-572X"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shouyi Yin","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085437578","display_name":"Pengcheng Zhou","orcid":"https://orcid.org/0000-0003-1237-3931"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Pengcheng Zhou","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100358856","display_name":"Leibo Liu","orcid":"https://orcid.org/0000-0001-7548-4116"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Leibo Liu","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036023084","display_name":"Shaojun Wei","orcid":"https://orcid.org/0000-0001-5117-7920"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shaojun Wei","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.9914,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.85965578,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"24","issue":"5","first_page":"1998","last_page":"2002"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12504","display_name":"Mathematics and Applications","score":0.9876000285148621,"subfield":{"id":"https://openalex.org/subfields/2608","display_name":"Geometry and Topology"},"field":{"id":"https://openalex.org/fields/26","display_name":"Mathematics"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12504","display_name":"Mathematics and Applications","score":0.9876000285148621,"subfield":{"id":"https://openalex.org/subfields/2608","display_name":"Geometry and Topology"},"field":{"id":"https://openalex.org/fields/26","display_name":"Mathematics"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13080","display_name":"Advanced Differential Geometry Research","score":0.9868000149726868,"subfield":{"id":"https://openalex.org/subfields/3103","display_name":"Astronomy and Astrophysics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9814000129699707,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.646837592124939},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6047153472900391},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.5222583413124084},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4535232484340668},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.432911217212677},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2928144931793213},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12682759761810303}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.646837592124939},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6047153472900391},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.5222583413124084},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4535232484340668},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.432911217212677},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2928144931793213},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12682759761810303},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2015.2486781","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2486781","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6399999856948853}],"awards":[{"id":"https://openalex.org/G3907330648","display_name":null,"funder_award_id":"61274131","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W93901327","https://openalex.org/W1576522284","https://openalex.org/W1964191474","https://openalex.org/W2015395294","https://openalex.org/W2027700796","https://openalex.org/W2035473608","https://openalex.org/W2107834734","https://openalex.org/W4235539633","https://openalex.org/W4239270458","https://openalex.org/W4248970686","https://openalex.org/W6634404163"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W24774503","https://openalex.org/W4283025278","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2082432309","https://openalex.org/W2134640991","https://openalex.org/W3027318491","https://openalex.org/W1979789826","https://openalex.org/W1986774039"],"abstract_inverted_index":{"A":[0,36],"coarse-grained":[1],"reconfigurable":[2],"architecture":[3,45],"(CGRA)":[4],"is":[5,27,128,140],"a":[6,83,149,155],"promising":[7],"platform":[8],"based":[9],"on":[10],"considerations":[11],"for":[12,40],"both":[13],"performance":[14],"and":[15,78,87,101,116,142,154],"power":[16],"efficiency.":[17],"One":[18],"of":[19,95,103],"the":[20],"primary":[21],"obstacles":[22],"that":[23,122,139,146],"CGRAs":[24,41],"might":[25],"face":[26],"how":[28],"to":[29,52,130,136],"accelerate":[30,53,131],"loops":[31,54,132],"with":[32,55,133],"if-then-else":[33],"(ITE)":[34],"structures.":[35,57],"recent":[37],"control":[38],"paradigm":[39],"named":[42],"triggered":[43],"instruction":[44],"(TIA)":[46],"can":[47],"provide":[48],"an":[49,90,137],"efficient":[50],"scheme":[51,66,152],"ITE":[56,134],"Yet":[58],"common":[59],"loop":[60],"mapping":[61],"frameworks":[62],"cannot":[63],"leverage":[64],"this":[65,69,71],"autonomously.":[67],"To":[68],"end,":[70],"brief":[72],"makes":[73],"two":[74],"contributions:":[75],"1)":[76],"identify":[77],"remove":[79],"redundancy":[80],"nodes":[81],"from":[82,108,113],"data":[84],"flow":[85],"graph":[86],"2)":[88],"propose":[89],"integrated":[91],"approach-TRMap,":[92],"which":[93],"consists":[94],"operations":[96,99],"merging,":[97],"Boolean":[98],"offloading,":[100],"transformation":[102],"triggers.":[104],"Our":[105],"experimental":[106],"results":[107],"some":[109],"vital":[110],"kernels":[111],"extracted":[112],"SPEC2006":[114],"benchmarks":[115],"digital":[117],"signal":[118],"processing":[119],"applications":[120],"show":[121],"by":[123,148],"using":[124],"TIA":[125],"scheme,":[126],"TRMap":[127],"able":[129],"structures":[135],"execution":[138],"1.38\u00d7":[141],"1.64\u00d7":[143],"faster":[144],"than":[145],"achieved":[147],"full":[150],"predication":[151],"(FP-Choi)":[153],"state-of-the-art":[156],"method":[157],"(BRMap).":[158]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}