{"id":"https://openalex.org/W2340172191","doi":"https://doi.org/10.1109/tvlsi.2015.2483525","title":"A 3-D CPU-FPGA-DRAM Hybrid Architecture for Low-Power Computation","display_name":"A 3-D CPU-FPGA-DRAM Hybrid Architecture for Low-Power Computation","publication_year":2015,"publication_date":"2015-10-19","ids":{"openalex":"https://openalex.org/W2340172191","doi":"https://doi.org/10.1109/tvlsi.2015.2483525","mag":"2340172191"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2015.2483525","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2483525","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045136599","display_name":"Xianmin Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Xianmin Chen","raw_affiliation_strings":["Department of Electrical Engineering, Princeton University, Princeton, NJ, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086131079","display_name":"Niraj K. Jha","orcid":"https://orcid.org/0000-0002-1539-0369"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Niraj K. Jha","raw_affiliation_strings":["Department of Electrical Engineering, Princeton University, Princeton, NJ, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5045136599"],"corresponding_institution_ids":["https://openalex.org/I20089843"],"apc_list":null,"apc_paid":null,"fwci":0.6656,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.76471508,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"24","issue":"5","first_page":"1649","last_page":"1662"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-budget","display_name":"Power budget","score":0.7080889940261841},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6891188621520996},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6735813617706299},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6359800696372986},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6017505526542664},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.47704166173934937},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4162246584892273},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3031746745109558},{"id":"https://openalex.org/keywords/electric-power-system","display_name":"Electric power system","score":0.1125028133392334}],"concepts":[{"id":"https://openalex.org/C149768029","wikidata":"https://www.wikidata.org/wiki/Q1509342","display_name":"Power budget","level":4,"score":0.7080889940261841},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6891188621520996},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6735813617706299},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6359800696372986},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6017505526542664},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.47704166173934937},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4162246584892273},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3031746745109558},{"id":"https://openalex.org/C89227174","wikidata":"https://www.wikidata.org/wiki/Q2388981","display_name":"Electric power system","level":3,"score":0.1125028133392334},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2015.2483525","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2483525","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6800000071525574,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G897056139","display_name":null,"funder_award_id":"CCF-1216457","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":56,"referenced_works":["https://openalex.org/W35708471","https://openalex.org/W1539809939","https://openalex.org/W1970032753","https://openalex.org/W1978507093","https://openalex.org/W1988354418","https://openalex.org/W2006312753","https://openalex.org/W2016423739","https://openalex.org/W2022020111","https://openalex.org/W2024612992","https://openalex.org/W2028922196","https://openalex.org/W2034591426","https://openalex.org/W2040412852","https://openalex.org/W2057807751","https://openalex.org/W2066068148","https://openalex.org/W2071208935","https://openalex.org/W2072730350","https://openalex.org/W2083986012","https://openalex.org/W2086724906","https://openalex.org/W2097537332","https://openalex.org/W2102562397","https://openalex.org/W2105853930","https://openalex.org/W2107923684","https://openalex.org/W2116283643","https://openalex.org/W2116426145","https://openalex.org/W2118398425","https://openalex.org/W2122636510","https://openalex.org/W2126339718","https://openalex.org/W2128998437","https://openalex.org/W2130408605","https://openalex.org/W2131413854","https://openalex.org/W2137570657","https://openalex.org/W2141597697","https://openalex.org/W2143502515","https://openalex.org/W2143807959","https://openalex.org/W2147657366","https://openalex.org/W2151755625","https://openalex.org/W2153331583","https://openalex.org/W2154857344","https://openalex.org/W2156274518","https://openalex.org/W2157081132","https://openalex.org/W2162454039","https://openalex.org/W2165099691","https://openalex.org/W2166029537","https://openalex.org/W2167008350","https://openalex.org/W2168183820","https://openalex.org/W2170382128","https://openalex.org/W3003468330","https://openalex.org/W3137284226","https://openalex.org/W3139689176","https://openalex.org/W3149144981","https://openalex.org/W4234479839","https://openalex.org/W4236433846","https://openalex.org/W4255435342","https://openalex.org/W6632433482","https://openalex.org/W6651700774","https://openalex.org/W6677142978"],"related_works":["https://openalex.org/W3120961607","https://openalex.org/W2098207691","https://openalex.org/W3148568549","https://openalex.org/W1648516568","https://openalex.org/W361036515","https://openalex.org/W4211178602","https://openalex.org/W2269474412","https://openalex.org/W4386903460","https://openalex.org/W2537599394","https://openalex.org/W2433923775"],"abstract_inverted_index":{"The":[0,110,120],"power":[1,15,73,116,165,184,218,229,249,272],"budget":[2,74],"is":[3,32,45,112,123,133],"expected":[4],"to":[5,47,53,79,136,147,188,205,246,252,269,275],"limit":[6],"the":[7,10,18,26,37,57,66,72,137,164,177,194,206,209,212,241],"portion":[8],"of":[9,39,56,68,93,125,130,258,281],"chip":[11],"that":[12,144,256,279],"we":[13,86,201],"can":[14,215],"ON":[16,185],"at":[17,169],"upcoming":[19],"technology":[20],"nodes.":[21],"This":[22,153,161,174,266],"problem,":[23],"known":[24],"as":[25],"utilization":[27],"wall":[28],"or":[29,171],"dark":[30,178],"silicon,":[31],"becoming":[33],"increasingly":[34],"serious.":[35],"With":[36],"introduction":[38],"3-D":[40,69,89],"integrated":[41],"circuits":[42],"(ICs),":[43],"it":[44,146],"likely":[46],"become":[48],"more":[49,186],"severe.":[50],"Thus,":[51],"how":[52],"take":[54],"advantage":[55],"extra":[58],"transistors,":[59],"made":[60],"available":[61],"by":[62,181,219,225,230,234],"Moore's":[63],"law":[64],"and":[65,106,166,221,227,232,262,289],"onset":[67],"ICs,":[70],"within":[71],"poses":[75],"a":[76,88,94,100,107,127,141,198,247,253,259,263,270,282,290],"significant":[77],"challenge":[78],"system":[80,255,278],"designers.":[81],"To":[82],"address":[83],"this":[84,244],"challenge,":[85],"propose":[87],"hybrid":[90],"architecture":[91,111,162,196],"consisting":[92],"CPU":[95,138,149,260,283],"layer":[96,122,214,261],"with":[97,140],"multiple":[98],"cores,":[99],"field-programmable":[101],"gate":[102],"array":[103],"(FPGA)":[104],"layer,":[105,139,284,288],"DRAM":[108,264,291],"layer.":[109,265,292],"designed":[113],"for":[114],"low":[115],"without":[117],"sacrificing":[118],"performance.":[119,173,191,239],"FPGA":[121,213],"capable":[124],"supporting":[126],"large":[128],"number":[129],"accelerators.":[131],"It":[132],"placed":[134],"adjacent":[135],"communication":[142],"mechanism":[143],"allows":[145],"access":[148],"data":[150],"caches":[151],"directly.":[152],"enables":[154],"fast":[155],"switches":[156],"between":[157],"these":[158],"two":[159],"layers.":[160],"reduces":[163],"energy":[167],"significantly,":[168],"better":[170],"similar":[172,238],"then":[175],"alleviates":[176],"silicon":[179],"problem":[180],"letting":[182],"us":[183],"components":[187],"achieve":[189],"higher":[190],"We":[192],"evaluate":[193],"proposed":[195],"through":[197],"new":[199],"framework":[200],"have":[202],"developed.":[203],"Relative":[204],"out-of-order":[207],"CPU,":[208],"accelerators":[210],"on":[211],"reduce":[216],"function-level":[217],"6.9\u00d7":[220],"energy-delay":[222],"product":[223],"(EDP)":[224],"7.2\u00d7,":[226],"application-level":[228],"1.9\u00d7":[231],"EDP":[233],"2.2\u00d7,":[235],"while":[236],"delivering":[237],"For":[240],"entire":[242],"system,":[243],"translates":[245,268],"47.5%":[248],"reduction":[250,273],"relative":[251,274],"baseline":[254],"consists":[257,280],"also":[267],"72.9%":[271],"an":[276,285],"alternative":[277],"L3":[286],"cache":[287]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":4},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}