{"id":"https://openalex.org/W2337040835","doi":"https://doi.org/10.1109/tvlsi.2015.2478921","title":"Statistical Framework and Built-In Self-Speed-Binning System for Speed Binning Using On-Chip Ring Oscillators","display_name":"Statistical Framework and Built-In Self-Speed-Binning System for Speed Binning Using On-Chip Ring Oscillators","publication_year":2015,"publication_date":"2015-10-08","ids":{"openalex":"https://openalex.org/W2337040835","doi":"https://doi.org/10.1109/tvlsi.2015.2478921","mag":"2337040835"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2015.2478921","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2478921","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112638273","display_name":"Szu-Pang Mu","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Szu-Pang Mu","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","Department of Electronics EngineeringInstitute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Department of Electronics EngineeringInstitute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045156360","display_name":"Mango C.-T. Chao","orcid":"https://orcid.org/0000-0002-7299-9015"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Mango C.-T. Chao","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","Department of Electronics EngineeringInstitute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Department of Electronics EngineeringInstitute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055000437","display_name":"Shihao Chen","orcid":"https://orcid.org/0000-0001-7646-8003"},"institutions":[{"id":"https://openalex.org/I4210086231","display_name":"Global Unichip (Taiwan)","ror":"https://ror.org/00005jn19","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210086231"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shi-Hao Chen","raw_affiliation_strings":["Global Unichip Corporation, Hsinchu, Taiwan","[Global UniChip Corp., Hsinchu, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Global Unichip Corporation, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210086231"]},{"raw_affiliation_string":"[Global UniChip Corp., Hsinchu, Taiwan]","institution_ids":["https://openalex.org/I4210086231"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100377954","display_name":"Yiming Wang","orcid":"https://orcid.org/0000-0003-3298-5134"},"institutions":[{"id":"https://openalex.org/I4210086231","display_name":"Global Unichip (Taiwan)","ror":"https://ror.org/00005jn19","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210086231"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yi-Ming Wang","raw_affiliation_strings":["Global Unichip Corporation, Hsinchu, Taiwan","[Global UniChip Corp., Hsinchu, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Global Unichip Corporation, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210086231"]},{"raw_affiliation_string":"[Global UniChip Corp., Hsinchu, Taiwan]","institution_ids":["https://openalex.org/I4210086231"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2903,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.81618887,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"24","issue":"5","first_page":"1675","last_page":"1687"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.755158543586731},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.6830799579620361},{"id":"https://openalex.org/keywords/bin","display_name":"Bin","score":0.6198956370353699},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5770792365074158},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5241116285324097},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.45386576652526855},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4444868266582489},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35818687081336975},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3210844397544861},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2951374650001526},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22562482953071594},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17299902439117432},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.15489810705184937},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.15237605571746826},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.095671147108078},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07555127143859863}],"concepts":[{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.755158543586731},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.6830799579620361},{"id":"https://openalex.org/C156273044","wikidata":"https://www.wikidata.org/wiki/Q4913766","display_name":"Bin","level":2,"score":0.6198956370353699},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5770792365074158},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5241116285324097},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.45386576652526855},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4444868266582489},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35818687081336975},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3210844397544861},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2951374650001526},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22562482953071594},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17299902439117432},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.15489810705184937},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.15237605571746826},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.095671147108078},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07555127143859863},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2015.2478921","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2478921","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7900000214576721,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":40,"referenced_works":["https://openalex.org/W1503398984","https://openalex.org/W1554944419","https://openalex.org/W1746819321","https://openalex.org/W1979194489","https://openalex.org/W1986396242","https://openalex.org/W2008857137","https://openalex.org/W2031211406","https://openalex.org/W2033493616","https://openalex.org/W2036018446","https://openalex.org/W2041366709","https://openalex.org/W2045848153","https://openalex.org/W2072546947","https://openalex.org/W2098407885","https://openalex.org/W2108648342","https://openalex.org/W2117781464","https://openalex.org/W2122697226","https://openalex.org/W2123465516","https://openalex.org/W2137176071","https://openalex.org/W2139158434","https://openalex.org/W2139315617","https://openalex.org/W2143192260","https://openalex.org/W2149602237","https://openalex.org/W2155452708","https://openalex.org/W2156809047","https://openalex.org/W2162192700","https://openalex.org/W2167253897","https://openalex.org/W2171474236","https://openalex.org/W2331454827","https://openalex.org/W2357582783","https://openalex.org/W4211049957","https://openalex.org/W4249020130","https://openalex.org/W4250066186","https://openalex.org/W6652604816","https://openalex.org/W6658183893","https://openalex.org/W6658746542","https://openalex.org/W6659468188","https://openalex.org/W6678086505","https://openalex.org/W6678467703","https://openalex.org/W6681196021","https://openalex.org/W6706437497"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W98480971","https://openalex.org/W2150291671","https://openalex.org/W2027972911","https://openalex.org/W2146343568","https://openalex.org/W2013643406","https://openalex.org/W2157978810","https://openalex.org/W2597809628","https://openalex.org/W2107701374"],"abstract_inverted_index":{"This":[0,19,79],"paper":[1,80],"presents":[2,82],"a":[3,41,57,63,70,83,95,116,136],"model-fitting":[4],"framework":[5],"to":[6,13,32],"correlate":[7],"the":[8,14,34,46,75,90,100,122],"on-chip":[9,107],"measured":[10],"ring-oscillator":[11],"counts":[12],"chip's":[15],"maximum":[16],"operating":[17],"speed.":[18],"learned":[20,91],"model":[21,93],"can":[22,44,103],"be":[23,104],"included":[24],"in":[25,56],"an":[26],"auto":[27],"test":[28,52,59,133],"equipment":[29],"(ATE)":[30],"software":[31],"predict":[33],"chip":[35,101],"speed":[36,38,102,124],"for":[37],"binning.":[39,78,125],"Such":[40],"speed-binning":[42],"method":[43],"avoid":[45],"use":[47],"of":[48,66,135],"applying":[49],"any":[50,111],"functional":[51],"and,":[53],"hence,":[54],"result":[55],"third-order":[58],"time":[60],"reduction":[61,119],"with":[62,74,94,121],"limited":[64],"portion":[65],"chips":[67,134],"placed":[68],"into":[69],"slower":[71],"bin":[72],"compared":[73,120],"conventional":[76,123],"functional-test":[77],"further":[81],"novel":[84],"built-in":[85,96],"self-speed-binning":[86],"system,":[87],"which":[88],"embeds":[89],"chip-speed":[92],"circuit":[97],"such":[98],"that":[99],"directly":[105],"calculated":[106],"without":[108],"going":[109],"through":[110],"offline":[112],"ATE":[113],"software,":[114],"achieving":[115],"fourth-order":[117],"test-time":[118],"The":[126],"experiments":[127],"were":[128],"conducted":[129],"based":[130],"on":[131],"360":[132],"28-nm,":[137],"0.9":[138],"V,":[139],"1.6-GHz":[140],"mobile-application":[141],"system-on-chip.":[142]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":8},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}