{"id":"https://openalex.org/W2336648157","doi":"https://doi.org/10.1109/tvlsi.2015.2478280","title":"Multiple Dice Working as One: CAD Flows and Routing Architectures for Silicon Interposer FPGAs","display_name":"Multiple Dice Working as One: CAD Flows and Routing Architectures for Silicon Interposer FPGAs","publication_year":2015,"publication_date":"2015-10-19","ids":{"openalex":"https://openalex.org/W2336648157","doi":"https://doi.org/10.1109/tvlsi.2015.2478280","mag":"2336648157"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2015.2478280","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2478280","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077193898","display_name":"Ehsan Nasiri","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Ehsan Nasiri","raw_affiliation_strings":["Altera, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Altera, Toronto, ON, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016520973","display_name":"Javeed Shaikh","orcid":null},"institutions":[{"id":"https://openalex.org/I1291425158","display_name":"Google (United States)","ror":"https://ror.org/00njsd438","country_code":"US","type":"company","lineage":["https://openalex.org/I1291425158","https://openalex.org/I4210128969"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Javeed Shaikh","raw_affiliation_strings":["Google, Mountain View, CA, USA"],"affiliations":[{"raw_affiliation_string":"Google, Mountain View, CA, USA","institution_ids":["https://openalex.org/I1291425158"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070342583","display_name":"Andr\u00e9 Hahn Pereira","orcid":null},"institutions":[{"id":"https://openalex.org/I17974374","display_name":"Universidade de S\u00e3o Paulo","ror":"https://ror.org/036rp1748","country_code":"BR","type":"education","lineage":["https://openalex.org/I17974374"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Andre Hahn Pereira","raw_affiliation_strings":["Computer and Digital Systems Engineering Department, University of S\u00e3o Paulo, S\u00e3o Paulo, Brazil"],"affiliations":[{"raw_affiliation_string":"Computer and Digital Systems Engineering Department, University of S\u00e3o Paulo, S\u00e3o Paulo, Brazil","institution_ids":["https://openalex.org/I17974374"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030184404","display_name":"Vaughn Betz","orcid":"https://orcid.org/0000-0003-0528-6493"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Vaughn Betz","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5077193898"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6005,"has_fulltext":false,"cited_by_count":36,"citation_normalized_percentile":{"value":0.74346778,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"24","issue":"5","first_page":"1821","last_page":"1834"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interposer","display_name":"Interposer","score":0.9012526273727417},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7692919969558716},{"id":"https://openalex.org/keywords/dice","display_name":"Dice","score":0.6294456720352173},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6286429762840271},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5342292785644531},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.411364883184433},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.38447242975234985},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.07343980669975281},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.06057804822921753}],"concepts":[{"id":"https://openalex.org/C158802814","wikidata":"https://www.wikidata.org/wiki/Q6056418","display_name":"Interposer","level":4,"score":0.9012526273727417},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7692919969558716},{"id":"https://openalex.org/C22029948","wikidata":"https://www.wikidata.org/wiki/Q45089","display_name":"Dice","level":2,"score":0.6294456720352173},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6286429762840271},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5342292785644531},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.411364883184433},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.38447242975234985},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.07343980669975281},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.06057804822921753},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C100460472","wikidata":"https://www.wikidata.org/wiki/Q2368605","display_name":"Etching (microfabrication)","level":3,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2015.2478280","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2478280","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1984283136","https://openalex.org/W2004951603","https://openalex.org/W2005602803","https://openalex.org/W2033549713","https://openalex.org/W2045617353","https://openalex.org/W2050456603","https://openalex.org/W2063893206","https://openalex.org/W2078174680","https://openalex.org/W2094806828","https://openalex.org/W2096370786","https://openalex.org/W2111081435","https://openalex.org/W2111104699","https://openalex.org/W2116094656","https://openalex.org/W2138383740","https://openalex.org/W2138840350","https://openalex.org/W2139243942","https://openalex.org/W2139637699","https://openalex.org/W2157967290","https://openalex.org/W2484844306","https://openalex.org/W3104001151","https://openalex.org/W3197275572","https://openalex.org/W6662962363","https://openalex.org/W6666162271","https://openalex.org/W6676486451"],"related_works":["https://openalex.org/W3104750253","https://openalex.org/W3021239166","https://openalex.org/W2110265185","https://openalex.org/W3146360095","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2336648157","https://openalex.org/W2184011203","https://openalex.org/W2570254841"],"abstract_inverted_index":{"Large":[0],"field-programmable":[1],"gate":[2],"array":[3],"(FPGA)":[4],"systems":[5],"with":[6,46,90],"multiple":[7],"dice":[8,34,42,94],"connected":[9],"by":[10,95,102,122,174,194],"a":[11,47,123,157,199,205],"silicon":[12],"interposer":[13,88,115,137,178,187,201],"are":[14,116],"now":[15],"commercially":[16],"available.":[17],"However,":[18],"many":[19],"questions":[20],"remain":[21],"concerning":[22],"their":[23],"key":[24],"architecture":[25,130],"parameters":[26],"and":[27,37,55,62,65,68,97,119,129,204],"efficiency,":[28],"as":[29],"the":[30,38,41,52,72,84,99,114,143,147,183],"signal":[31,202],"count":[32],"between":[33,40,93],"is":[35,43,155],"reduced":[36],"delay":[39,193,203],"increased":[44],"compared":[45],"monolithic":[48],"FPGA.":[49],"We":[50],"modify":[51],"versatile":[53],"place":[54],"route":[56],"(VPR)":[57],"to":[58,74,108],"target":[59],"interposer-based":[60],"FPGAs":[61,89],"investigate":[63],"placement":[64],"routing":[66,85,110,144,151],"changes":[67],"incorporating":[69],"partitioning":[70],"into":[71],"flow":[73,82],"improve":[75,120],"results.":[76],"Our":[77],"best":[78],"computer-aided":[79],"design":[80],"(CAD)":[81],"reduces":[83],"demand":[86],"for":[87,198],"realistic":[91],"connectivity":[92],"47%":[96],"improves":[98],"circuit":[100,161,192],"speed":[101],"13%":[103],"on":[104,160,196],"average.":[105],"Architecture":[106],"modifications":[107],"add":[109],"flexibility":[111],"when":[112,176],"crossing":[113],"very":[117],"beneficial":[118],"routability":[121],"further":[124],"11%.":[125],"With":[126],"these":[127],"CAD":[128],"enhancements,":[131],"we":[132],"find":[133],"that":[134,146],"if":[135],"an":[136,177],"supplies":[138,179],"(between":[139],"dice)":[140],"20%":[141],"of":[142,182],"capacity":[145],"normal":[148],"(within-die)":[149],"FPGA":[150],"channels":[152],"supply,":[153],"there":[154],"only":[156,180],"modest":[158],"impact":[159,167],"routability.":[162],"Smaller":[163],"interposer-routing":[164],"capacities":[165],"do":[166],"routability;":[168],"however,":[169],"minimum":[170],"channel":[171],"width":[172],"increases":[173],"70%":[175],"10%":[181],"within-die":[184],"routing.":[185],"The":[186],"also":[188],"impacts":[189],"delay,":[190],"increasing":[191],"11%":[195],"average":[197],"1-ns":[200],"two-die":[206],"system.":[207]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":7},{"year":2023,"cited_by_count":8},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3}],"updated_date":"2026-03-28T08:17:26.163206","created_date":"2025-10-10T00:00:00"}