{"id":"https://openalex.org/W2337847496","doi":"https://doi.org/10.1109/tvlsi.2015.2477779","title":"Partitioning Methods for Interface Circuit of Heterogeneous 3-D-ICs Under Process Variation","display_name":"Partitioning Methods for Interface Circuit of Heterogeneous 3-D-ICs Under Process Variation","publication_year":2015,"publication_date":"2015-10-06","ids":{"openalex":"https://openalex.org/W2337847496","doi":"https://doi.org/10.1109/tvlsi.2015.2477779","mag":"2337847496"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2015.2477779","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2477779","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041847927","display_name":"Duck-Hwan Kim","orcid":"https://orcid.org/0000-0002-6494-2182"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Duckhwan Kim","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009591041","display_name":"Saibal Mukhopadhyay","orcid":"https://orcid.org/0000-0002-8894-3390"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Saibal Mukhopadhyay","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":0.1944,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.61254806,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"24","issue":"5","first_page":"1626","last_page":"1635"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10623","display_name":"Thin-Film Transistor Technologies","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.7607723474502563},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6372373700141907},{"id":"https://openalex.org/keywords/footprint","display_name":"Footprint","score":0.6326568126678467},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.49181631207466125},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4911055564880371},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46604740619659424},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.459215372800827},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.45549827814102173},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4453389644622803},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.443760484457016},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4410158097743988},{"id":"https://openalex.org/keywords/reading","display_name":"Reading (process)","score":0.4408293664455414},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4107498228549957},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31097593903541565},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.18590068817138672},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18159335851669312},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07521364092826843}],"concepts":[{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.7607723474502563},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6372373700141907},{"id":"https://openalex.org/C132943942","wikidata":"https://www.wikidata.org/wiki/Q2562511","display_name":"Footprint","level":2,"score":0.6326568126678467},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.49181631207466125},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4911055564880371},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46604740619659424},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.459215372800827},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.45549827814102173},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4453389644622803},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.443760484457016},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4410158097743988},{"id":"https://openalex.org/C554936623","wikidata":"https://www.wikidata.org/wiki/Q199657","display_name":"Reading (process)","level":2,"score":0.4408293664455414},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4107498228549957},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31097593903541565},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.18590068817138672},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18159335851669312},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07521364092826843},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2015.2477779","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2477779","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"id":"https://metadata.un.org/sdg/4","display_name":"Quality Education"}],"awards":[{"id":"https://openalex.org/G3072668028","display_name":null,"funder_award_id":"1836.075","funder_id":"https://openalex.org/F4320331888","funder_display_name":"Microelectronics Advanced Research Corporation"}],"funders":[{"id":"https://openalex.org/F4320331888","display_name":"Microelectronics Advanced Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1964664019","https://openalex.org/W1985562453","https://openalex.org/W1989642995","https://openalex.org/W1998703092","https://openalex.org/W2034785246","https://openalex.org/W2094932419","https://openalex.org/W2106319297","https://openalex.org/W2108730429","https://openalex.org/W2115606997","https://openalex.org/W2117648153","https://openalex.org/W2120480196","https://openalex.org/W2122636510","https://openalex.org/W2122915341","https://openalex.org/W2123572878","https://openalex.org/W2126073857","https://openalex.org/W2129763083","https://openalex.org/W2137893918","https://openalex.org/W2140130374","https://openalex.org/W2148292324","https://openalex.org/W2155707315","https://openalex.org/W2169636698","https://openalex.org/W2481508967","https://openalex.org/W3145025383","https://openalex.org/W3146255990","https://openalex.org/W3149395070","https://openalex.org/W4241323966","https://openalex.org/W4245052796"],"related_works":["https://openalex.org/W2347486132","https://openalex.org/W2316789606","https://openalex.org/W2350340797","https://openalex.org/W4293224283","https://openalex.org/W2950501077","https://openalex.org/W2368601041","https://openalex.org/W2079984045","https://openalex.org/W2582182843","https://openalex.org/W2360060283","https://openalex.org/W1488473701"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,27,39,44,61,86,94,99,103,107,121,132,144],"design":[4,22],"of":[5,38,46,143],"tier-to-tier":[6,28,47],"interface":[7,29,40,62,87,104,129],"circuits":[8],"for":[9,26,80,112],"3-D-ICs,":[10],"where":[11,116],"different":[12,17,78],"tiers":[13,67,89,118],"may":[14],"operate":[15,119],"at":[16,120],"voltages":[18,79],"and/or":[19],"frequencies.":[20],"The":[21,33,55],"and":[23,36,52,82],"partitioning":[24],"methodologies":[25],"circuit":[30,63,105,130],"are":[31,41],"discussed.":[32],"footprint,":[34],"power,":[35],"performance":[37,92],"analyzed":[42],"considering":[43],"effects":[45],"process":[48],"variations":[49],"in":[50,106,131],"3-D-ICs":[51],"technology":[53],"scaling.":[54],"simulation":[56],"results":[57],"show":[58],"that":[59],"dividing":[60,85],"evenly":[64],"between":[65,88],"two":[66],"reduces":[68],"footprint":[69],"but":[70],"increases":[71],"power":[72],"dissipation.":[73],"For":[74],"heterogeneous":[75],"systems":[76],"with":[77],"reading":[81,108,133],"writing":[83],"tiers,":[84],"provides":[90],"better":[91,137],"than":[93],"worst":[95],"case":[96],"scenario.":[97],"On":[98],"other":[100],"hand,":[101],"placing":[102,128],"tier":[109,134],"maximizes":[110],"throughput":[111],"a":[113,136],"homogeneous":[114],"system":[115],"both":[117],"same":[122],"voltage.":[123],"In":[124],"advanced":[125],"CMOS":[126],"nodes,":[127],"is":[135],"option":[138],"due":[139],"to":[140],"high":[141],"delay":[142],"level":[145],"shifters.":[146]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}