{"id":"https://openalex.org/W2339835718","doi":"https://doi.org/10.1109/tvlsi.2015.2471098","title":"Full-Chip Signal Integrity Analysis and Optimization of 3-D ICs","display_name":"Full-Chip Signal Integrity Analysis and Optimization of 3-D ICs","publication_year":2015,"publication_date":"2015-09-23","ids":{"openalex":"https://openalex.org/W2339835718","doi":"https://doi.org/10.1109/tvlsi.2015.2471098","mag":"2339835718"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2015.2471098","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2471098","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032455044","display_name":"Taigon Song","orcid":"https://orcid.org/0000-0001-5243-4132"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Taigon Song","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100353307","display_name":"Chang Liu","orcid":"https://orcid.org/0000-0002-8574-2681"},"institutions":[{"id":"https://openalex.org/I4210127325","display_name":"Broadcom (United States)","ror":"https://ror.org/035gt5s03","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127325"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chang Liu","raw_affiliation_strings":["Broadcom Corporation, Irvine, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Broadcom Corporation, Irvine, CA, USA","institution_ids":["https://openalex.org/I4210127325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070766006","display_name":"Yarui Peng","orcid":"https://orcid.org/0000-0002-8550-2063"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yarui Peng","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052950521","display_name":"Sung Kyu Lim","orcid":"https://orcid.org/0000-0002-2267-5282"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung Kyu Lim","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2831,"has_fulltext":false,"cited_by_count":36,"citation_normalized_percentile":{"value":0.82162129,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"24","issue":"5","first_page":"1636","last_page":"1648"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.6955604553222656},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5071778297424316},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4846961796283722},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.45213642716407776},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.4322316646575928},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4320615231990814},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4268985092639923},{"id":"https://openalex.org/keywords/power-integrity","display_name":"Power integrity","score":0.41355255246162415},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.235100656747818},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21296128630638123},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10580521821975708},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.10231083631515503}],"concepts":[{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.6955604553222656},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5071778297424316},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4846961796283722},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.45213642716407776},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.4322316646575928},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4320615231990814},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4268985092639923},{"id":"https://openalex.org/C2777561913","wikidata":"https://www.wikidata.org/wiki/Q19599527","display_name":"Power integrity","level":4,"score":0.41355255246162415},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.235100656747818},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21296128630638123},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10580521821975708},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.10231083631515503}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2015.2471098","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2471098","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7099999785423279,"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16"}],"awards":[{"id":"https://openalex.org/G3044836129","display_name":"SHF: Small: Collaborative Research: Design for Manufacturability of 3D ICs with Through Silicon Vias","funder_award_id":"1018216","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G3470002320","display_name":null,"funder_award_id":"2239.0001","funder_id":"https://openalex.org/F4320306087","funder_display_name":"Semiconductor Research Corporation"},{"id":"https://openalex.org/G4909848614","display_name":null,"funder_award_id":"1836.075","funder_id":"https://openalex.org/F4320306087","funder_display_name":"Semiconductor Research Corporation"},{"id":"https://openalex.org/G6259110876","display_name":"SHF: Small: 3D Integration of Sub-Threshold Multi-core Co-processor for Ultra Lower Power Computing","funder_award_id":"0917000","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"},{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1500697756","https://openalex.org/W1518236483","https://openalex.org/W1575111222","https://openalex.org/W1997980909","https://openalex.org/W2017619982","https://openalex.org/W2034359272","https://openalex.org/W2045511903","https://openalex.org/W2059612698","https://openalex.org/W2100516830","https://openalex.org/W2133279383","https://openalex.org/W2141647455","https://openalex.org/W2155707315","https://openalex.org/W2160837841","https://openalex.org/W2161129061","https://openalex.org/W4245053922","https://openalex.org/W4250450018","https://openalex.org/W6674985830"],"related_works":["https://openalex.org/W2965410099","https://openalex.org/W4235454973","https://openalex.org/W4386105410","https://openalex.org/W2533759086","https://openalex.org/W2250058922","https://openalex.org/W2097451288","https://openalex.org/W2394154616","https://openalex.org/W2017322750","https://openalex.org/W1918271415","https://openalex.org/W2008603666"],"abstract_inverted_index":{"Through-silicon-via":[0],"(TSV)-to-TSV":[1],"coupling":[2,48,74,99,114],"is":[3],"a":[4,13,52],"new":[5],"phenomenon":[6],"in":[7],"3-D":[8],"ICs,":[9],"and":[10,26,50,75],"it":[11],"becomes":[12],"significant":[14],"source":[15],"of":[16,70,110],"signal":[17],"integrity":[18],"problems.":[19],"The":[20],"existing":[21],"studies":[22],"on":[23,37,67,73,102],"its":[24],"extraction":[25],"analysis,":[27],"however,":[28],"become":[29],"inaccurate":[30],"when":[31],"handling":[32],"more":[33],"than":[34],"two":[35],"TSVs":[36,86],"full-chip":[38,60],"scale.":[39],"In":[40],"this":[41,90],"paper,":[42],"we":[43,63,105],"investigate":[44],"the":[45,68,78,83,88,112],"multiple":[46],"TSV-to-TSV":[47],"issue":[49],"propose":[51,106],"model":[53],"that":[54,81,93],"can":[55],"be":[56],"efficiently":[57],"used":[58],"for":[59],"extraction.":[61],"Then,":[62],"perform":[64],"an":[65,107],"analysis":[66],"impact":[69],"TSV":[71],"parasitics":[72],"delay.":[76],"Unlike":[77],"common":[79],"belief":[80],"only":[82],"closest":[84],"neighboring":[85],"affect":[87],"victim,":[89],"paper":[91],"shows":[92],"nonneighboring":[94],"aggressors":[95],"also":[96],"cause":[97],"nonnegligible":[98],"noise.":[100],"Based":[101],"these":[103],"observations,":[104],"effective":[108],"method":[109],"reducing":[111],"overall":[113],"level.":[115]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":8},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":2}],"updated_date":"2026-08-12T21:12:35.861297","created_date":"2025-10-10T00:00:00"}