{"id":"https://openalex.org/W2307829466","doi":"https://doi.org/10.1109/tvlsi.2015.2465841","title":"A Performance-Aware MOSFET Threshold Voltage Measurement Circuit in a 65-nm CMOS","display_name":"A Performance-Aware MOSFET Threshold Voltage Measurement Circuit in a 65-nm CMOS","publication_year":2015,"publication_date":"2015-08-21","ids":{"openalex":"https://openalex.org/W2307829466","doi":"https://doi.org/10.1109/tvlsi.2015.2465841","mag":"2307829466"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2015.2465841","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2465841","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100665335","display_name":"Dong Wang","orcid":"https://orcid.org/0000-0002-8854-9203"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Dong Wang","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Xiao Liang Tan","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]},{"id":"https://openalex.org/I4210128805","display_name":"MediaTek (Singapore)","ror":"https://ror.org/031y85330","country_code":"SG","type":"company","lineage":["https://openalex.org/I4210128805","https://openalex.org/I4210148979"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Xiao Liang Tan","raw_affiliation_strings":["MediaTek Singapore, Singapore","School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"MediaTek Singapore, Singapore","institution_ids":["https://openalex.org/I4210128805"]},{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083943085","display_name":"P.K. Chan","orcid":"https://orcid.org/0000-0002-9205-0819"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Pak Kwong Chan","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9096,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.75564294,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"24","issue":"4","first_page":"1430","last_page":"1440"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7800167798995972},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.7562856674194336},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.6893045902252197},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4993131160736084},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.4917495548725128},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4910144805908203},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48467686772346497},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4319513142108917},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.4120527505874634},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.36507880687713623},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2771001160144806},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2275581657886505}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7800167798995972},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.7562856674194336},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.6893045902252197},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4993131160736084},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.4917495548725128},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4910144805908203},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48467686772346497},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4319513142108917},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4120527505874634},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.36507880687713623},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2771001160144806},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2275581657886505}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2015.2465841","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2465841","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322410","display_name":"MediaTek","ror":"https://ror.org/05g9jck81"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":39,"referenced_works":["https://openalex.org/W1504370941","https://openalex.org/W1910043189","https://openalex.org/W1963836677","https://openalex.org/W1968733995","https://openalex.org/W1972427123","https://openalex.org/W1984863066","https://openalex.org/W2005142424","https://openalex.org/W2016590650","https://openalex.org/W2018896836","https://openalex.org/W2024963751","https://openalex.org/W2027568818","https://openalex.org/W2032998311","https://openalex.org/W2033443176","https://openalex.org/W2049704041","https://openalex.org/W2067658274","https://openalex.org/W2083212628","https://openalex.org/W2092954710","https://openalex.org/W2098223623","https://openalex.org/W2098227045","https://openalex.org/W2100518195","https://openalex.org/W2109105952","https://openalex.org/W2118526058","https://openalex.org/W2118783459","https://openalex.org/W2128613910","https://openalex.org/W2129267471","https://openalex.org/W2139801901","https://openalex.org/W2140823559","https://openalex.org/W2144901253","https://openalex.org/W2146324717","https://openalex.org/W2147891076","https://openalex.org/W2160840734","https://openalex.org/W2160841000","https://openalex.org/W2171702041","https://openalex.org/W2543907405","https://openalex.org/W2577762902","https://openalex.org/W4285719527","https://openalex.org/W6639961050","https://openalex.org/W6671502547","https://openalex.org/W6676500345"],"related_works":["https://openalex.org/W4254968926","https://openalex.org/W1977042749","https://openalex.org/W2542162669","https://openalex.org/W2606572865","https://openalex.org/W2042881279","https://openalex.org/W2121451436","https://openalex.org/W2115248544","https://openalex.org/W1608296848","https://openalex.org/W2049062674","https://openalex.org/W2975003965"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,25,44,79,123],"new":[4],"performance-aware":[5],"nanometer-scale":[6],"MOSFET":[7],"threshold":[8],"voltage":[9,111],"(VTH)":[10],"measurement":[11,64],"circuit":[12,22,65],"that":[13,61],"employs":[14],"dual-segment":[15],"nonlinear":[16],"temperature":[17,69,80],"compensation":[18],"on":[19],"the":[20,34,40,62,119],"Brokaw":[21],"topology.":[23],"Besides,":[24],"preregulator":[26],"feedback":[27],"control":[28],"loop":[29],"is":[30,112,116],"used":[31],"to":[32,85,118],"enhance":[33],"power":[35],"supply":[36],"rejection":[37],"(PSR)":[38],"of":[39,72,82,89],"circuit.":[41],"Fabricated":[42],"in":[43,78],"UMC":[45],"65-nm":[46],"CMOS":[47],"process,":[48],"it":[49],"consumes":[50],"2.64":[51],"\u03bcW":[52],"at":[53,92,98,127],"1.1":[54],"V":[55],"supply.":[56],"The":[57,108],"measured":[58],"results":[59],"indicated":[60],"VTH":[63,121],"achieves":[66],"an":[67],"average":[68,109],"coefficient":[70],"(TC)":[71],"28.7":[73],"ppm/\u00b0C":[74],"over":[75],"15":[76],"samples":[77],"range":[81],"-30":[83],"\u00b0C":[84],"80":[86],"\u00b0C.":[87],"PSRs":[88],"-54.5":[90],"dB":[91,97],"100":[93],"Hz":[94],"and":[95],"-43.5":[96],"10":[99],"MHz":[100],"are":[101],"obtained":[102],"without":[103],"any":[104],"output":[105],"filtering":[106],"capacitor.":[107],"reference":[110],"470.3":[113],"mV,":[114],"which":[115],"close":[117],"extrapolated":[120],"for":[122],"low-threshold":[124],"nMOS":[125],"transistor":[126],"absolute":[128],"zero.":[129]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}