{"id":"https://openalex.org/W2308099738","doi":"https://doi.org/10.1109/tvlsi.2015.2451658","title":"Hybrid LUT/Multiplexer FPGA Logic Architectures","display_name":"Hybrid LUT/Multiplexer FPGA Logic Architectures","publication_year":2015,"publication_date":"2015-09-18","ids":{"openalex":"https://openalex.org/W2308099738","doi":"https://doi.org/10.1109/tvlsi.2015.2451658","mag":"2308099738"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2015.2451658","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2451658","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109491894","display_name":"Stephen Chin","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Stephen Alexander Chin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060132254","display_name":"Jason Luu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jason Luu","raw_affiliation_strings":["Altera Inc., Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Altera Inc., Toronto, ON, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075152320","display_name":"Safeen Huda","orcid":"https://orcid.org/0000-0001-8391-0509"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Safeen Huda","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102812429","display_name":"Jason H. Anderson","orcid":"https://orcid.org/0000-0001-9083-6853"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jason H. Anderson","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5109491894"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":0.8007,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.77716494,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"24","issue":"4","first_page":"1280","last_page":"1292"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.7387375235557556},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.7160331010818481},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6982930898666382},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.6793519854545593},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.6062425971031189},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5373711585998535},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5337292551994324},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5326615571975708},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5325965285301208},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5131312012672424},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5089669227600098},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5067935585975647},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5065795183181763},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5005438327789307},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.4851701855659485},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.4334411025047302},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.4178573489189148},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39027953147888184},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37155431509017944},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2662350535392761},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.2653142511844635},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09686702489852905},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08873966336250305}],"concepts":[{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.7387375235557556},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.7160331010818481},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6982930898666382},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.6793519854545593},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.6062425971031189},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5373711585998535},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5337292551994324},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5326615571975708},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5325965285301208},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5131312012672424},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5089669227600098},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5067935585975647},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5065795183181763},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5005438327789307},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.4851701855659485},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.4334411025047302},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.4178573489189148},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39027953147888184},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37155431509017944},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2662350535392761},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.2653142511844635},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09686702489852905},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08873966336250305},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2015.2451658","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2451658","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1972355764","https://openalex.org/W1977850862","https://openalex.org/W2018055497","https://openalex.org/W2057807751","https://openalex.org/W2070101640","https://openalex.org/W2072249022","https://openalex.org/W2089710952","https://openalex.org/W2095258817","https://openalex.org/W2100465945","https://openalex.org/W2100955320","https://openalex.org/W2112037954","https://openalex.org/W2113645429","https://openalex.org/W2120397377","https://openalex.org/W2120569261","https://openalex.org/W2123192957","https://openalex.org/W2133287836","https://openalex.org/W2138383740","https://openalex.org/W2139026138","https://openalex.org/W2139637699","https://openalex.org/W2152001402","https://openalex.org/W3143008962","https://openalex.org/W3143290261","https://openalex.org/W4239323126","https://openalex.org/W4249037642","https://openalex.org/W6680409802"],"related_works":["https://openalex.org/W2135636985","https://openalex.org/W2139569078","https://openalex.org/W4252227487","https://openalex.org/W2134262422","https://openalex.org/W2151927748","https://openalex.org/W2141429499","https://openalex.org/W4248303983","https://openalex.org/W4252906329","https://openalex.org/W2171679639","https://openalex.org/W2115509116"],"abstract_inverted_index":{"Hybrid":[0],"configurable":[1,33],"logic":[2,26,34,44,68,120],"block":[3,35,121],"architectures":[4,89,172],"for":[5,75,99,118,170],"field-programmable":[6],"gate":[7],"arrays":[8],"that":[9,85,98,146],"contain":[10],"a":[11,57],"mixture":[12],"of":[13,24,62],"lookup":[14],"tables":[15],"and":[16,28,39,54,70,73,79,114,122,160],"hardened":[17],"multiplexers":[18],"are":[19,47,90,150],"evaluated":[20,48],"toward":[21],"the":[22,87,171],"goal":[23],"higher":[25],"density":[27],"area":[29,112,124,137],"reduction.":[30],"Multiple":[31],"hybrid":[32],"architectures,":[36,101,143,162],"both":[37,116,158],"nonfracturable":[38,100,159],"fracturable":[40,142,161],"with":[41,173],"varying":[42],"MUX:LUT":[43],"element":[45],"ratios":[46],"across":[49],"two":[50],"benchmark":[51],"suites":[52],"(VTR":[53],"CHStone)":[55],"using":[56],"custom":[58],"tool":[59],"flow":[60],"consisting":[61],"LegUp-HLS,":[63],"Odin-II":[64],"front-end":[65],"synthesis,":[66],"ABC":[67],"synthesis":[69],"technology":[71,131],"mapping,":[72],"VPR":[74],"packing,":[76],"placement,":[77],"routing,":[78],"architecture":[80],"exploration.":[81],"Technology":[82],"mapping":[83,127],"optimizations":[84,133],"target":[86],"proposed":[88],"also":[91],"implemented":[92],"within":[93],"ABC.":[94],"Experimentally,":[95],"we":[96,106,163],"show":[97,145],"without":[102],"any":[103],"mapper":[104,132],"optimizations,":[105],"naturally":[107],"save":[108],"up":[109,154],"to":[110,155],"~8%":[111],"postplace":[113],"route;":[115],"accounting":[117],"complex":[119],"routing":[123],"while":[125],"maintaining":[126],"depth.":[128],"With":[129],"architecture-aware":[130],"in":[134],"ABC,":[135],"additional":[136],"is":[138],"saved,":[139],"post-place-and-route.":[140],"For":[141,157],"experiments":[144],"only":[147],"marginal":[148],"gains":[149],"seen":[151],"after":[152],"place-and-route":[153],"~2%.":[156],"see":[164],"minimal":[165],"impact":[166],"on":[167],"timing":[168],"performance":[169],"best":[174],"area-efficiency.":[175]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":4},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2016,"cited_by_count":4}],"updated_date":"2026-03-28T08:17:26.163206","created_date":"2025-10-10T00:00:00"}