{"id":"https://openalex.org/W2311792718","doi":"https://doi.org/10.1109/tvlsi.2015.2446131","title":"An All-Digital Gigahertz Class-S Transmitter in a 65-nm CMOS","display_name":"An All-Digital Gigahertz Class-S Transmitter in a 65-nm CMOS","publication_year":2015,"publication_date":"2015-07-08","ids":{"openalex":"https://openalex.org/W2311792718","doi":"https://doi.org/10.1109/tvlsi.2015.2446131","mag":"2311792718"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2015.2446131","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2446131","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5107593559","display_name":"Yang Zhao","orcid":"https://orcid.org/0000-0001-8023-1551"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yang Zhao","raw_affiliation_strings":["State Key Laboratory of ASIC and Systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062617349","display_name":"Yilei Shen","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yilei Shen","raw_affiliation_strings":["State Key Laboratory of ASIC and Systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054115566","display_name":"Pan Xue","orcid":"https://orcid.org/0000-0003-4900-1648"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Pan Xue","raw_affiliation_strings":["State Key Laboratory of ASIC and Systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101143431","display_name":"Zhiwei Ma","orcid":"https://orcid.org/0009-0005-8506-0487"},"institutions":[{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiwei Ma","raw_affiliation_strings":["Fudan Microelectronics Group Company, Ltd., Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan Microelectronics Group Company, Ltd., Shanghai, China","institution_ids":["https://openalex.org/I4210132426"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001018137","display_name":"Zhenfei Peng","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zhenfei Peng","raw_affiliation_strings":["Smarter Microelectronics, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Smarter Microelectronics, Shanghai, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054597750","display_name":"Baoxing Chen","orcid":"https://orcid.org/0000-0001-8362-5978"},"institutions":[{"id":"https://openalex.org/I117023288","display_name":"Analog Devices (United States)","ror":"https://ror.org/01545pm61","country_code":"US","type":"company","lineage":["https://openalex.org/I117023288"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Baoxing Chen","raw_affiliation_strings":["Analog Device Inc., Wilmington, MA, USA"],"affiliations":[{"raw_affiliation_string":"Analog Device Inc., Wilmington, MA, USA","institution_ids":["https://openalex.org/I117023288"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082092557","display_name":"Zhiliang Hong","orcid":"https://orcid.org/0000-0002-9968-5964"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiliang Hong","raw_affiliation_strings":["State Key Laboratory of ASIC and Systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5107593559"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.8008,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.77418208,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"24","issue":"4","first_page":"1402","last_page":"1411"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11248","display_name":"Advanced Power Amplifier Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transmitter","display_name":"Transmitter","score":0.7713547348976135},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6376715898513794},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6354162096977234},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5939149856567383},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5687444806098938},{"id":"https://openalex.org/keywords/interleaving","display_name":"Interleaving","score":0.5495976209640503},{"id":"https://openalex.org/keywords/phase-shift-keying","display_name":"Phase-shift keying","score":0.48194217681884766},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.4771163761615753},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4382326900959015},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.4333212077617645},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.40600958466529846},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.241225928068161},{"id":"https://openalex.org/keywords/bit-error-rate","display_name":"Bit error rate","score":0.22751390933990479},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.21768328547477722}],"concepts":[{"id":"https://openalex.org/C47798520","wikidata":"https://www.wikidata.org/wiki/Q190157","display_name":"Transmitter","level":3,"score":0.7713547348976135},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6376715898513794},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6354162096977234},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5939149856567383},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5687444806098938},{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.5495976209640503},{"id":"https://openalex.org/C186378180","wikidata":"https://www.wikidata.org/wiki/Q4874866","display_name":"Phase-shift keying","level":4,"score":0.48194217681884766},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.4771163761615753},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4382326900959015},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4333212077617645},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.40600958466529846},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.241225928068161},{"id":"https://openalex.org/C56296756","wikidata":"https://www.wikidata.org/wiki/Q840922","display_name":"Bit error rate","level":3,"score":0.22751390933990479},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.21768328547477722}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2015.2446131","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2446131","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G1737169762","display_name":null,"funder_award_id":"61376030","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G3373614941","display_name":null,"funder_award_id":"13511501100","funder_id":"https://openalex.org/F4320321885","funder_display_name":"Science and Technology Commission of Shanghai Municipality"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320321885","display_name":"Science and Technology Commission of Shanghai Municipality","ror":"https://ror.org/03kt66j61"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W605564925","https://openalex.org/W1531479174","https://openalex.org/W1890465585","https://openalex.org/W2030811050","https://openalex.org/W2038285405","https://openalex.org/W2039727791","https://openalex.org/W2047942249","https://openalex.org/W2087215413","https://openalex.org/W2087265595","https://openalex.org/W2099584323","https://openalex.org/W2100480838","https://openalex.org/W2107657624","https://openalex.org/W2112799319","https://openalex.org/W2128818748","https://openalex.org/W2130722233","https://openalex.org/W2158396011","https://openalex.org/W2167157620","https://openalex.org/W3217202068","https://openalex.org/W4299973078","https://openalex.org/W6659830230","https://openalex.org/W6676056214"],"related_works":["https://openalex.org/W1655266410","https://openalex.org/W2389051085","https://openalex.org/W1901012776","https://openalex.org/W2463883322","https://openalex.org/W2330343234","https://openalex.org/W2814468324","https://openalex.org/W2229382548","https://openalex.org/W2391789612","https://openalex.org/W2389236462","https://openalex.org/W1614034078"],"abstract_inverted_index":{"A":[0,77],"65-nm":[1],"all-digital":[2],"Class-S":[3,89],"transmitter":[4,90],"with":[5,66,80,105],"an":[6,81],"entire":[7],"digital":[8],"frontend":[9],"(DFE)":[10],"and":[11,27,41,49,73,75,86,125],"a":[12,34,39,92,98,106,116],"current-mode":[13],"Class-D":[14],"(CMCD)":[15],"power":[16,117,127],"amplifier":[17],"(PA)":[18],"is":[19,84,134],"presented.":[20],"To":[21],"realize":[22],"the":[23,30,59,126,130],"high":[24],"operation":[25],"rate":[26],"performance":[28],"of":[29,120,129],"DFE,":[31],"which":[32],"includes":[33],"1-bit":[35],"band-pass":[36],"\u03a3A":[37,131],"modulator,":[38],"mixer,":[40],"interpolation":[42],"filters,":[43],"approaches,":[44],"such":[45],"as":[46],"time-interleaving":[47],"algorithm":[48],"modified":[50],"Manchester":[51],"encoding,":[52],"are":[53,61],"adopted.":[54],"The":[55],"main":[56],"blocks":[57],"in":[58],"DFE":[60],"implemented":[62],"using":[63],"standard":[64],"cells":[65],"electronic":[67],"design":[68],"automation":[69],"tools":[70],"for":[71],"synthesis":[72],"place":[74],"route.":[76],"CMCD":[78],"PA":[79],"ON-chip":[82],"transformer":[83],"designed":[85],"integrated.":[87],"This":[88],"exhibits":[91],"40-MHz":[93],"bandwidth":[94],"at":[95],"up":[96],"to":[97,122],"1.6":[99],"GHz":[100],"output":[101],"carrier":[102],"frequency.":[103],"Measurements":[104],"1-MHz":[107],"channel-spacing":[108],"\u03c0/4":[109],"quadrature":[110],"phase":[111],"shift":[112],"keying":[113],"signal":[114],"show":[115],"control":[118],"range":[119],"-18.66":[121],"-4.65":[123],"dBm,":[124],"consumption":[128],"modulator":[132],"core":[133],"7":[135],"mW.":[136]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}