{"id":"https://openalex.org/W2308470952","doi":"https://doi.org/10.1109/tvlsi.2015.2445751","title":"SRAM-Based Unique Chip Identifier Techniques","display_name":"SRAM-Based Unique Chip Identifier Techniques","publication_year":2015,"publication_date":"2015-07-10","ids":{"openalex":"https://openalex.org/W2308470952","doi":"https://doi.org/10.1109/tvlsi.2015.2445751","mag":"2308470952"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2015.2445751","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2445751","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085711547","display_name":"Srivatsan Chellappa","orcid":null},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Srivatsan Chellappa","raw_affiliation_strings":["Department of Electrical, Computing and Energy Engineering, Arizona State University, Tempe, AZ, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical, Computing and Energy Engineering, Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015329523","display_name":"Lawrence T. Clark","orcid":"https://orcid.org/0000-0001-7741-6512"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lawrence T. Clark","raw_affiliation_strings":["Department of Electrical, Computing and Energy Engineering, Arizona State University, Tempe, AZ, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical, Computing and Energy Engineering, Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5085711547"],"corresponding_institution_ids":["https://openalex.org/I55732556"],"apc_list":null,"apc_paid":null,"fwci":4.1988,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.94421916,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"24","issue":"4","first_page":"1213","last_page":"1222"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8676124811172485},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5833452343940735},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5107519626617432},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5092905759811401},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4854796230792999},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47643738985061646},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4555678069591522},{"id":"https://openalex.org/keywords/authentication","display_name":"Authentication (law)","score":0.43389081954956055},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.41234666109085083},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40853622555732727},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27182477712631226},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14407354593276978}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8676124811172485},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5833452343940735},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5107519626617432},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5092905759811401},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4854796230792999},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47643738985061646},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4555678069591522},{"id":"https://openalex.org/C148417208","wikidata":"https://www.wikidata.org/wiki/Q4825882","display_name":"Authentication (law)","level":2,"score":0.43389081954956055},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.41234666109085083},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40853622555732727},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27182477712631226},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14407354593276978},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2015.2445751","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2445751","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1515671919","https://openalex.org/W1588087602","https://openalex.org/W1966546318","https://openalex.org/W1985078591","https://openalex.org/W2002612140","https://openalex.org/W2004982717","https://openalex.org/W2019967639","https://openalex.org/W2041424982","https://openalex.org/W2072717808","https://openalex.org/W2112806752","https://openalex.org/W2113322447","https://openalex.org/W2116374153","https://openalex.org/W2135386651","https://openalex.org/W2138874069","https://openalex.org/W2149930948","https://openalex.org/W2151759197","https://openalex.org/W2154477062","https://openalex.org/W2168101540","https://openalex.org/W2171762889","https://openalex.org/W2543553088","https://openalex.org/W3146563601","https://openalex.org/W3147945423","https://openalex.org/W6630771808","https://openalex.org/W6646359768"],"related_works":["https://openalex.org/W2183472877","https://openalex.org/W2362222286","https://openalex.org/W2390551782","https://openalex.org/W3094920005","https://openalex.org/W2389537118","https://openalex.org/W2326974538","https://openalex.org/W2161666177","https://openalex.org/W2374444867","https://openalex.org/W2354844719","https://openalex.org/W2387891317"],"abstract_inverted_index":{"Integrated":[0],"circuit":[1,91],"(IC)":[2],"identification":[3],"using":[4,77],"unclonable":[5],"digital":[6],"fingerprints":[7],"facilitates":[8],"the":[9,27,44,73,78,94,105],"authentication":[10],"of":[11,31,46,96],"ICs,":[12],"device":[13],"tracking,":[14],"and":[15,54,68,101],"cryptographic":[16],"functions.":[17],"In":[18],"this":[19],"paper,":[20],"we":[21],"present":[22],"two":[23],"hardware":[24],"methods":[25,69],"exploiting":[26],"inherent":[28],"process-induced":[29],"mismatch":[30],"SRAM":[32,88,99],"cells.":[33],"The":[34,65,86],"proposed":[35,66],"circuits":[36,67],"improve":[37],"upon":[38],"those":[39],"previously":[40],"published":[41],"by":[42],"reducing":[43],"number":[45],"bits":[47],"that":[48],"vary":[49],"from":[50,81],"trial":[51],"to":[52],"trial,":[53],"can":[55],"be":[56],"used":[57],"at":[58],"times":[59],"other":[60],"than":[61],"just":[62],"IC":[63],"power-up.":[64],"are":[70],"compared":[71],"with":[72],"previous":[74],"power-up":[75],"approach":[76],"experimental":[79],"results":[80],"a":[82],"90-nm":[83],"test":[84],"chip.":[85],"required":[87],"array":[89],"periphery":[90],"changes":[92],"allow":[93],"use":[95],"standard":[97],"foundry":[98],"cells":[100],"do":[102],"not":[103],"impact":[104],"memory":[106],"access":[107],"time.":[108]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}