{"id":"https://openalex.org/W2283559063","doi":"https://doi.org/10.1109/tvlsi.2015.2432717","title":"Diagnostic Fail Data Minimization Using an N-Cover Algorithm","display_name":"Diagnostic Fail Data Minimization Using an N-Cover Algorithm","publication_year":2015,"publication_date":"2015-06-02","ids":{"openalex":"https://openalex.org/W2283559063","doi":"https://doi.org/10.1109/tvlsi.2015.2432717","mag":"2283559063"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2015.2432717","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2432717","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001421612","display_name":"Shraddha Bodhe","orcid":"https://orcid.org/0000-0003-3808-2796"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Shraddha Bodhe","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038248556","display_name":"M. Enamul Amyeen","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Enamul Amyeen","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032651920","display_name":"Irith Pomeranz","orcid":"https://orcid.org/0000-0002-5491-7282"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Irith Pomeranz","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100896813","display_name":"Srikanth Venkataraman","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Srikanth Venkataraman","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5001421612"],"corresponding_institution_ids":["https://openalex.org/I219193219"],"apc_list":null,"apc_paid":null,"fwci":1.2919,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.81274218,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"24","issue":"3","first_page":"1198","last_page":"1202"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.729356050491333},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5969017744064331},{"id":"https://openalex.org/keywords/cover","display_name":"Cover (algebra)","score":0.5716962814331055},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.567684531211853},{"id":"https://openalex.org/keywords/volume","display_name":"Volume (thermodynamics)","score":0.4506148099899292},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.44897735118865967},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41793158650398254},{"id":"https://openalex.org/keywords/data-mining","display_name":"Data mining","score":0.3714888393878937},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3713340759277344},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2032645344734192}],"concepts":[{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.729356050491333},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5969017744064331},{"id":"https://openalex.org/C2780428219","wikidata":"https://www.wikidata.org/wiki/Q16952335","display_name":"Cover (algebra)","level":2,"score":0.5716962814331055},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.567684531211853},{"id":"https://openalex.org/C20556612","wikidata":"https://www.wikidata.org/wiki/Q4469374","display_name":"Volume (thermodynamics)","level":2,"score":0.4506148099899292},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.44897735118865967},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41793158650398254},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.3714888393878937},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3713340759277344},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2032645344734192},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2015.2432717","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2432717","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5799999833106995}],"awards":[{"id":"https://openalex.org/G3240848558","display_name":null,"funder_award_id":"2013-TJ-2469","funder_id":"https://openalex.org/F4320306087","funder_display_name":"Semiconductor Research Corporation"}],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1978442376","https://openalex.org/W1978919136","https://openalex.org/W2004087388","https://openalex.org/W2006246460","https://openalex.org/W2011039300","https://openalex.org/W2016207616","https://openalex.org/W2016929496","https://openalex.org/W2017081258","https://openalex.org/W2021463588","https://openalex.org/W2021881733","https://openalex.org/W2031335280","https://openalex.org/W2076500614","https://openalex.org/W2091836882","https://openalex.org/W2103263145","https://openalex.org/W2131814033","https://openalex.org/W2138735239","https://openalex.org/W2139722000","https://openalex.org/W2167012192","https://openalex.org/W2168344315","https://openalex.org/W3145128584","https://openalex.org/W3146581747","https://openalex.org/W4246219036"],"related_works":["https://openalex.org/W4232403550","https://openalex.org/W623607250","https://openalex.org/W4245429118","https://openalex.org/W4205110281","https://openalex.org/W4212927854","https://openalex.org/W4211151614","https://openalex.org/W4244798043","https://openalex.org/W4251969024","https://openalex.org/W3215142653","https://openalex.org/W1487051936"],"abstract_inverted_index":{"With":[0],"the":[1,21,40,43,54,65,85,94,99,106,110,157],"increasing":[2],"transistor":[3],"count":[4],"and":[5,77],"design":[6],"complexity":[7],"of":[8,15,53,87,120,145,152,156],"modern":[9],"integrated":[10],"circuits,":[11],"a":[12,24,33,63,81],"large":[13,51],"volume":[14],"fail":[16,28,55,88,126,142],"data":[17,29,56,89,127,143],"is":[18,30,91,123,160],"collected":[19],"by":[20,32,162],"tester":[22],"for":[23,60],"failing":[25,116],"die.":[26],"This":[27],"analyzed":[31],"diagnosis":[34,66,95,100,158],"procedure":[35,67,96,159],"to":[36,48,83,93,113],"obtain":[37],"information":[38],"about":[39],"defects":[41],"in":[42],"die":[44],"that":[45,90],"caused":[46],"it":[47],"fail.":[49],"However,":[50],"portions":[52],"are":[57],"not":[58],"necessary":[59],"diagnosis.":[61],"As":[62],"result,":[64],"spends":[68],"time":[69],"analyzing":[70],"unnecessary":[71],"data,":[72],"thus":[73],"decreasing":[74],"its":[75],"speed":[76,155],"throughput.":[78],"We":[79],"present":[80],"methodology":[82,104],"minimize":[84],"amount":[86],"provided":[92],"without":[97],"compromising":[98],"accuracy":[101],"(DA).":[102],"Our":[103],"evaluates":[105],"outputs":[107],"at":[108],"which":[109],"tests":[111],"failed":[112],"eliminate":[114],"noncontributing":[115],"tests.":[117],"The":[118,132,154],"efficacy":[119],"our":[121,139],"algorithm":[122,140],"demonstrated":[124],"using":[125],"from":[128],"industry":[129],"fabricated":[130],"chips.":[131],"experimental":[133],"results":[134],"show":[135],"that,":[136],"on":[137],"average,":[138],"achieves":[141],"minimization":[144],"40%":[146],"while":[147],"maintaining":[148],"an":[149],"average":[150],"DA":[151],"95%.":[153],"increased":[161],"39%.":[163]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}