{"id":"https://openalex.org/W2282422464","doi":"https://doi.org/10.1109/tvlsi.2015.2426876","title":"Low-Power Variation-Tolerant Nonvolatile Lookup Table Design","display_name":"Low-Power Variation-Tolerant Nonvolatile Lookup Table Design","publication_year":2015,"publication_date":"2015-05-12","ids":{"openalex":"https://openalex.org/W2282422464","doi":"https://doi.org/10.1109/tvlsi.2015.2426876","mag":"2282422464"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2015.2426876","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2426876","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034197769","display_name":"Xiaoyong Xue","orcid":"https://orcid.org/0000-0001-9001-4569"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xiaoyong Xue","raw_affiliation_strings":["ASIC and System State Key Laboratory, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"ASIC and System State Key Laboratory, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100972382","display_name":"Jianguo Yang","orcid":"https://orcid.org/0000-0001-9208-1036"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianguo Yang","raw_affiliation_strings":["ASIC and System State Key Laboratory, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"ASIC and System State Key Laboratory, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100512230","display_name":"Yinyin Lin","orcid":"https://orcid.org/0009-0000-0499-0601"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yinyin Lin","raw_affiliation_strings":["ASIC and System State Key Laboratory, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"ASIC and System State Key Laboratory, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110012128","display_name":"Ryan Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210142504","display_name":"Semiconductor Manufacturing International (China)","ror":"https://ror.org/03tf9y485","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210142504"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ryan Huang","raw_affiliation_strings":["Technology Development and Research Center, Semiconductor Manufacturing International Corporation, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Technology Development and Research Center, Semiconductor Manufacturing International Corporation, Shanghai, China","institution_ids":["https://openalex.org/I4210142504"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058926362","display_name":"Qingtian Zou","orcid":"https://orcid.org/0000-0002-1412-4800"},"institutions":[{"id":"https://openalex.org/I4210142504","display_name":"Semiconductor Manufacturing International (China)","ror":"https://ror.org/03tf9y485","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210142504"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qingtian Zou","raw_affiliation_strings":["Technology Development and Research Center, Semiconductor Manufacturing International Corporation, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Technology Development and Research Center, Semiconductor Manufacturing International Corporation, Shanghai, China","institution_ids":["https://openalex.org/I4210142504"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103575392","display_name":"Jingang Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210142504","display_name":"Semiconductor Manufacturing International (China)","ror":"https://ror.org/03tf9y485","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210142504"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jingang Wu","raw_affiliation_strings":["Technology Development and Research Center, Semiconductor Manufacturing International Corporation, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Technology Development and Research Center, Semiconductor Manufacturing International Corporation, Shanghai, China","institution_ids":["https://openalex.org/I4210142504"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5034197769"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.7891,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.77208368,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"24","issue":"3","first_page":"1174","last_page":"1178"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6010869145393372},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.5448815822601318},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5159069299697876},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4709024429321289},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.4443938136100769},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3692035675048828},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32472938299179077}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6010869145393372},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.5448815822601318},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5159069299697876},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4709024429321289},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.4443938136100769},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3692035675048828},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32472938299179077},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2015.2426876","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2426876","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7799999713897705,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1597088765","https://openalex.org/W1964643833","https://openalex.org/W2003928113","https://openalex.org/W2028461509","https://openalex.org/W2076872062","https://openalex.org/W2097283992","https://openalex.org/W2099481418","https://openalex.org/W2116320487","https://openalex.org/W2117359463","https://openalex.org/W2118331930","https://openalex.org/W2124966262","https://openalex.org/W2137787171","https://openalex.org/W2161747581","https://openalex.org/W2184173176","https://openalex.org/W2252333749","https://openalex.org/W4246062036","https://openalex.org/W4285719527","https://openalex.org/W6677336575"],"related_works":["https://openalex.org/W2798215405","https://openalex.org/W2117300767","https://openalex.org/W2024574431","https://openalex.org/W2374017528","https://openalex.org/W2096844293","https://openalex.org/W4285503609","https://openalex.org/W2126248441","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841"],"abstract_inverted_index":{"Emerging":[0],"nonvolatile":[1,54],"memories":[2],"(NVMs),":[3],"such":[4],"as":[5,17,83],"MRAM,":[6],"PRAM,":[7],"and":[8,29,39,87,104,135],"RRAM,":[9],"have":[10],"been":[11],"widely":[12],"investigated":[13],"to":[14,46,59,100,115],"replace":[15],"SRAM":[16],"the":[18,34,61,102,108,117,136],"configuration":[19,85],"bits":[20],"in":[21,37,129,133,152],"field-programmable":[22],"gate":[23],"arrays":[24],"(FPGAs)":[25],"for":[26,121,156],"high":[27],"security":[28],"instant":[30],"power":[31,103],"ON.":[32],"However,":[33],"variations":[35,139],"inherent":[36],"NVMs":[38],"advanced":[40],"logic":[41],"process":[42],"bring":[43],"reliability":[44,62,153],"issue":[45],"FPGAs.":[47],"This":[48],"brief":[49],"introduces":[50],"a":[51,84,88],"low-power":[52],"variation-tolerant":[53],"lookup":[55],"table":[56],"(nvLUT)":[57],"circuit":[58],"overcome":[60],"issue.":[63],"Because":[64],"of":[65,138,140],"large":[66],"R":[67,143,148],"<sub":[68,72,144,149],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[69,73,145,150],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">OFF</sub>":[70,151],"/R":[71],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">ON</sub>":[74,146],",":[75],"1T1R":[76],"RRAM":[77],"cell":[78],"provides":[79],"sufficient":[80],"sense":[81,93],"margin":[82],"bit":[86],"reference":[89,111],"resistor.":[90],"A":[91],"single-stage":[92],"amplifier":[94],"with":[95,159],"voltage":[96],"clamp":[97],"is":[98,113],"employed":[99],"reduce":[101,116],"area":[105],"without":[106],"impairing":[107],"reliability.":[109],"Matched":[110],"path":[112],"proposed":[114,157],"parasitic":[118],"RC":[119],"mismatch":[120],"reliable":[122],"sensing.":[123],"Evaluation":[124],"shows":[125],"that":[126],"22%":[127],"reduction":[128,132],"delay,":[130],"38%":[131],"power,":[134],"tolerance":[137],"2.5\u00d7":[141],"typical":[142],"or":[147],"are":[154],"achieved":[155],"nvLUT":[158],"six":[160],"inputs.":[161]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}