{"id":"https://openalex.org/W2281903249","doi":"https://doi.org/10.1109/tvlsi.2015.2423312","title":"All-Digital 90\u00b0 Phase-Shift DLL With Dithering Jitter Suppression Scheme","display_name":"All-Digital 90\u00b0 Phase-Shift DLL With Dithering Jitter Suppression Scheme","publication_year":2015,"publication_date":"2015-05-25","ids":{"openalex":"https://openalex.org/W2281903249","doi":"https://doi.org/10.1109/tvlsi.2015.2423312","mag":"2281903249"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2015.2423312","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2423312","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109180346","display_name":"Dong\u2010Hoon Jung","orcid":null},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Dong-Hoon Jung","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084041151","display_name":"Kyungho Ryu","orcid":"https://orcid.org/0000-0002-0354-4797"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]},{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kyungho Ryu","raw_affiliation_strings":["Samsung Electronics Company, Ltd., Yongin, Korea","School of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Samsung Electronics Company, Ltd., Yongin, Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Jung-Hyun Park","orcid":null},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jung-Hyun Park","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109424862","display_name":"Seong-Ook Jung","orcid":"https://orcid.org/0000-0002-5720-4149"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seong-Ook Jung","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.205,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.82520076,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":"24","issue":"3","first_page":"1015","last_page":"1024"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9930999875068665,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9302963018417358},{"id":"https://openalex.org/keywords/dither","display_name":"Dither","score":0.8889246582984924},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5959477424621582},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4929194450378418},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.46261125802993774},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.4606575667858124},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.4238308370113373},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.41983750462532043},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.39540615677833557},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.3930111825466156},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19733279943466187},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18822282552719116}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9302963018417358},{"id":"https://openalex.org/C70451592","wikidata":"https://www.wikidata.org/wiki/Q376493","display_name":"Dither","level":3,"score":0.8889246582984924},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5959477424621582},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4929194450378418},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.46261125802993774},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.4606575667858124},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.4238308370113373},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.41983750462532043},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.39540615677833557},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.3930111825466156},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19733279943466187},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18822282552719116},{"id":"https://openalex.org/C9083635","wikidata":"https://www.wikidata.org/wiki/Q2133535","display_name":"Noise shaping","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2015.2423312","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2423312","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.75}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1979809509","https://openalex.org/W2005421687","https://openalex.org/W2021452744","https://openalex.org/W2034011126","https://openalex.org/W2043037338","https://openalex.org/W2043584381","https://openalex.org/W2059008798","https://openalex.org/W2065318410","https://openalex.org/W2086336002","https://openalex.org/W2095624237","https://openalex.org/W2103011017","https://openalex.org/W2107853225","https://openalex.org/W2120651488","https://openalex.org/W2126227985","https://openalex.org/W2126244313","https://openalex.org/W2130397798","https://openalex.org/W2132455089","https://openalex.org/W2134899771","https://openalex.org/W2144581882","https://openalex.org/W2160173333","https://openalex.org/W2166826967","https://openalex.org/W4248825930","https://openalex.org/W6661353760","https://openalex.org/W6674559331","https://openalex.org/W6831113250"],"related_works":["https://openalex.org/W2800982453","https://openalex.org/W2607980137","https://openalex.org/W2354050524","https://openalex.org/W2908219865","https://openalex.org/W2295601265","https://openalex.org/W3177439118","https://openalex.org/W1990401855","https://openalex.org/W2533878492","https://openalex.org/W4385624389","https://openalex.org/W2124954209"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,48,54,88,104],"90\u00b0":[4,40],"phase-shift":[5,41],"delay-locked":[6],"loop":[7],"(DLL)":[8],"used":[9],"in":[10,37,147],"dynamic":[11],"RAM":[12],"for":[13],"data":[14],"sampling":[15],"clock":[16],"generation.":[17],"The":[18,82,109,129],"proposed":[19,61,78,83,110],"DLL":[20,84,111],"alleviates":[21],"process":[22,91],"variation":[23],"issues,":[24],"which":[25],"are":[26,136],"mainly":[27],"caused":[28],"by":[29,46,138],"the":[30,33,38,74,77,148],"mismatch":[31],"between":[32],"delay":[34],"line":[35],"segments":[36],"previous":[39],"DLLs,":[42],"and":[43,102,122,132,142],"reduces":[44],"area":[45,95],"adopting":[47],"multiplying":[49],"DLL-based":[50],"structure.":[51],"In":[52],"addition,":[53],"novel":[55],"jitter":[56,80],"suppression":[57],"scheme":[58],"is":[59,70,85],"also":[60],"to":[62,72,119,140,144],"suppress":[63],"control":[64],"code":[65],"dithering.":[66],"A":[67],"stochastic":[68],"analysis":[69],"performed":[71],"evaluate":[73],"effectiveness":[75],"of":[76,96],"dithering":[79],"suppression.":[81],"fabricated":[86],"using":[87],"45-nm":[89],"CMOS":[90],"on":[92],"an":[93,113],"active":[94],"69.9":[97],"\u03bcm":[98,101],"\u00d7":[99],"49.3":[100],"utilizes":[103],"1.1":[105],"V":[106],"supply":[107],"voltage.":[108],"has":[112],"operating":[114,150],"frequency":[115,151],"ranging":[116],"from":[117],"500":[118],"800":[120,127],"MHz":[121],"consumes":[123],"1.32":[124],"mW":[125],"at":[126],"MHz.":[128],"measured":[130],"rms":[131],"peak-to-peak":[133],"output":[134],"jitters":[135],"improved":[137],"5.42%":[139],"18.75%":[141],"5.52%":[143],"18.31%,":[145],"respectively,":[146],"entire":[149],"range.":[152]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}