{"id":"https://openalex.org/W1993485006","doi":"https://doi.org/10.1109/tvlsi.2015.2412958","title":"Knowledge-Based Neural Network Model for FPGA Logical Architecture Development","display_name":"Knowledge-Based Neural Network Model for FPGA Logical Architecture Development","publication_year":2015,"publication_date":"2015-03-31","ids":{"openalex":"https://openalex.org/W1993485006","doi":"https://doi.org/10.1109/tvlsi.2015.2412958","mag":"1993485006"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2015.2412958","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2412958","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100409455","display_name":"Qiang Liu","orcid":"https://orcid.org/0000-0002-1269-7779"},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiang Liu","raw_affiliation_strings":["School of Electronic Information Engineering, Tianjin University, Tianjin, China","school of Electronic Information Engineering, Tianjin University, Tianjin, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronic Information Engineering, Tianjin University, Tianjin, China","institution_ids":["https://openalex.org/I162868743"]},{"raw_affiliation_string":"school of Electronic Information Engineering, Tianjin University, Tianjin, China#TAB#","institution_ids":["https://openalex.org/I162868743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065883596","display_name":"Ming Gao","orcid":"https://orcid.org/0000-0001-9221-0483"},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ming Gao","raw_affiliation_strings":["School of Electronic Information Engineering, Tianjin University, Tianjin, China","school of Electronic Information Engineering, Tianjin University, Tianjin, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronic Information Engineering, Tianjin University, Tianjin, China","institution_ids":["https://openalex.org/I162868743"]},{"raw_affiliation_string":"school of Electronic Information Engineering, Tianjin University, Tianjin, China#TAB#","institution_ids":["https://openalex.org/I162868743"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100726170","display_name":"Qi\u2010Jun Zhang","orcid":"https://orcid.org/0000-0001-7852-5331"},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qijun Zhang","raw_affiliation_strings":["School of Electronic Information Engineering, Tianjin University, Tianjin, China","school of Electronic Information Engineering, Tianjin University, Tianjin, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronic Information Engineering, Tianjin University, Tianjin, China","institution_ids":["https://openalex.org/I162868743"]},{"raw_affiliation_string":"school of Electronic Information Engineering, Tianjin University, Tianjin, China#TAB#","institution_ids":["https://openalex.org/I162868743"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I162868743"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.05929486,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"24","issue":"2","first_page":"664","last_page":"677"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.9103645086288452},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7268851399421692},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6937694549560547},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6459593772888184},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5789090394973755},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.49791836738586426},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.48803916573524475},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44947949051856995},{"id":"https://openalex.org/keywords/complement","display_name":"Complement (music)","score":0.4358536899089813},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.42579805850982666},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.4126075804233551},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3218235373497009},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1930781602859497}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.9103645086288452},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7268851399421692},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6937694549560547},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6459593772888184},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5789090394973755},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.49791836738586426},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.48803916573524475},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44947949051856995},{"id":"https://openalex.org/C112313634","wikidata":"https://www.wikidata.org/wiki/Q7886648","display_name":"Complement (music)","level":5,"score":0.4358536899089813},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.42579805850982666},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.4126075804233551},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3218235373497009},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1930781602859497},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C188082640","wikidata":"https://www.wikidata.org/wiki/Q1780899","display_name":"Complementation","level":4,"score":0.0},{"id":"https://openalex.org/C127716648","wikidata":"https://www.wikidata.org/wiki/Q104053","display_name":"Phenotype","level":3,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2015.2412958","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2412958","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5099999904632568,"id":"https://metadata.un.org/sdg/9"}],"awards":[{"id":"https://openalex.org/G1011462897","display_name":null,"funder_award_id":"61204022","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G6208970516","display_name":null,"funder_award_id":"12JCYBJC30700","funder_id":"https://openalex.org/F4320323993","funder_display_name":"Natural Science Foundation of Tianjin City"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320323993","display_name":"Natural Science Foundation of Tianjin City","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1989477191","https://openalex.org/W2007109372","https://openalex.org/W2035847677","https://openalex.org/W2043809598","https://openalex.org/W2049823658","https://openalex.org/W2095258817","https://openalex.org/W2101377736","https://openalex.org/W2109404484","https://openalex.org/W2110537367","https://openalex.org/W2111158608","https://openalex.org/W2113645429","https://openalex.org/W2123307386","https://openalex.org/W2126539367","https://openalex.org/W2128710646","https://openalex.org/W2131696304","https://openalex.org/W2138383740","https://openalex.org/W2141248063","https://openalex.org/W2146185334","https://openalex.org/W2157745206"],"related_works":["https://openalex.org/W2998132311","https://openalex.org/W2207067480","https://openalex.org/W4383823603","https://openalex.org/W1692883217","https://openalex.org/W2406926880","https://openalex.org/W2332075903","https://openalex.org/W1579891439","https://openalex.org/W1993265418","https://openalex.org/W4378695296","https://openalex.org/W2403780843"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,118],"knowledge-based":[4],"neural":[5],"network":[6],"(KBNN)":[7],"modeling":[8],"approach":[9,96],"for":[10,112],"field-programmable":[11],"gate":[12],"array":[13],"(FPGA)":[14],"logical":[15],"architecture":[16,135],"design.":[17],"The":[18,30,56,126],"KBNN":[19,58,127],"embeds":[20],"the":[21,34,48,54,60,94,109],"existing":[22,110],"FPGA":[23,70,84,124,134],"analytical":[24],"models":[25],"(AMs)":[26],"into":[27],"an":[28,98],"NN.":[29],"NN":[31],"can":[32,73],"complement":[33],"AMs":[35,111],"according":[36],"to":[37,40,78,132,138],"their":[38],"needs":[39],"provide":[41],"further":[42],"increased":[43],"model":[44,128],"accuracy,":[45],"while":[46],"maintaining":[47],"meaningful":[49],"trends":[50],"successfully":[51],"captured":[52],"in":[53,86],"AMs.":[55],"obtained":[57],"predicts":[59],"routing":[61,113],"channel":[62,114],"width":[63,115],"required":[64],"by":[65,76],"circuit":[66],"implementations":[67],"on":[68],"various":[69,83],"architectures,":[71],"which":[72,103],"be":[74],"used":[75],"architects":[77],"quickly":[79],"and":[80,123,143],"accurately":[81],"evaluate":[82],"architectures":[85],"early":[87],"development":[88,136],"stages.":[89],"Experimental":[90],"results":[91],"show":[92],"that":[93],"KBNN-based":[95],"achieves":[97],"average":[99],"error":[100],"of":[101,117,120],"2%,":[102],"shows":[104],"75%":[105],"accuracy":[106],"enhancement":[107],"over":[108],"estimation":[116],"set":[119],"benchmark":[121],"circuits":[122],"architectures.":[125],"has":[129],"been":[130],"applied":[131],"three":[133],"scenarios":[137],"demonstrate":[139],"its":[140],"practical":[141],"application":[142],"effectiveness.":[144]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}