{"id":"https://openalex.org/W2054446498","doi":"https://doi.org/10.1109/tvlsi.2015.2409987","title":"A Robust Energy/Area-Efficient Forwarded-Clock Receiver With All-Digital Clock and Data Recovery in 28-nm CMOS for High-Density Interconnects","display_name":"A Robust Energy/Area-Efficient Forwarded-Clock Receiver With All-Digital Clock and Data Recovery in 28-nm CMOS for High-Density Interconnects","publication_year":2015,"publication_date":"2015-03-28","ids":{"openalex":"https://openalex.org/W2054446498","doi":"https://doi.org/10.1109/tvlsi.2015.2409987","mag":"2054446498"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2015.2409987","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2409987","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100735210","display_name":"Shuai Chen","orcid":"https://orcid.org/0000-0002-6726-6271"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]},{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Shuai Chen","raw_affiliation_strings":["Chinese Academy of Sciences, Institute of Computing Technology, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Chinese Academy of Sciences, Institute of Computing Technology, Beijing, China","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100348468","display_name":"Hao Li","orcid":"https://orcid.org/0000-0001-5471-4840"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hao Li","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112245798","display_name":"Patrick Yin Chiang","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["CN","US"],"is_corresponding":false,"raw_author_name":"Patrick Yin Chiang","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA","State Key Laboratory of ASIC, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]},{"raw_affiliation_string":"State Key Laboratory of ASIC, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100735210"],"corresponding_institution_ids":["https://openalex.org/I19820366","https://openalex.org/I4210090176"],"apc_list":null,"apc_paid":null,"fwci":0.5919,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.72195321,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"24","issue":"2","first_page":"578","last_page":"586"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7294326424598694},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6758406758308411},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6211899518966675},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5536876916885376},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5404918789863586},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5342931151390076},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.4185091555118561},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4172573387622833},{"id":"https://openalex.org/keywords/clock-recovery","display_name":"Clock recovery","score":0.41405919194221497},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.37208688259124756},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3219475746154785},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.30542999505996704},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27530723810195923},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2407456636428833},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.15110349655151367},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1410864293575287},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11527976393699646}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7294326424598694},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6758406758308411},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6211899518966675},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5536876916885376},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5404918789863586},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5342931151390076},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.4185091555118561},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4172573387622833},{"id":"https://openalex.org/C2779835379","wikidata":"https://www.wikidata.org/wiki/Q2348121","display_name":"Clock recovery","level":4,"score":0.41405919194221497},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.37208688259124756},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3219475746154785},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.30542999505996704},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27530723810195923},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2407456636428833},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.15110349655151367},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1410864293575287},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11527976393699646},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2015.2409987","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2409987","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9200000166893005,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G1795454165","display_name":null,"funder_award_id":"61221062","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1533711155","https://openalex.org/W1963855372","https://openalex.org/W1979377088","https://openalex.org/W1981500232","https://openalex.org/W1996166014","https://openalex.org/W2021452744","https://openalex.org/W2043037338","https://openalex.org/W2043584381","https://openalex.org/W2052293768","https://openalex.org/W2058858903","https://openalex.org/W2061992228","https://openalex.org/W2086336002","https://openalex.org/W2089395228","https://openalex.org/W2089739997","https://openalex.org/W2092823305","https://openalex.org/W2095003973","https://openalex.org/W2096964147","https://openalex.org/W2098297987","https://openalex.org/W2108197394","https://openalex.org/W2126227985","https://openalex.org/W2132897890","https://openalex.org/W2147912039","https://openalex.org/W2168739672","https://openalex.org/W2179481090","https://openalex.org/W2253613561","https://openalex.org/W6631904733","https://openalex.org/W6641166331","https://openalex.org/W6649408885","https://openalex.org/W6661353760","https://openalex.org/W6665718856","https://openalex.org/W6673675973","https://openalex.org/W6674118480","https://openalex.org/W6675125376","https://openalex.org/W6684889299"],"related_works":["https://openalex.org/W1994021281","https://openalex.org/W2139484866","https://openalex.org/W2908219865","https://openalex.org/W2295601265","https://openalex.org/W2148370333","https://openalex.org/W2936029881","https://openalex.org/W2126197844","https://openalex.org/W2096085680","https://openalex.org/W1565428738","https://openalex.org/W1978946573"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,9,83,155,162,178,196],"robust":[4],"energy/area-efficient":[5],"receiver":[6,14,52,151,188,209],"fabricated":[7],"in":[8,112,126,191],"28-nm":[10],"CMOS":[11,47],"process.":[12],"The":[13,32,60,132,208],"consists":[15],"of":[16,129,158,214],"eight":[17],"data":[18,37,156],"lanes":[19],"plus":[20],"one":[21],"forwarded-clock":[22],"lane":[23,174],"supporting":[24],"the":[25,51,80,91,95,100,106,113,121,127,139,150,187,205],"hypertransport":[26],"standard":[27],"for":[28,45,138],"high-density":[29],"chip-to-chip":[30],"links.":[31],"proposed":[33,88,122],"all-digital":[34,107],"clock":[35,74],"and":[36,57,72,102,142,194],"recovery":[38],"(ADCDR)":[39],"circuit,":[40],"which":[41,199],"is":[42,87,200],"well":[43],"suited":[44],"today's":[46],"process":[48,130],"scaling,":[49],"enables":[50],"to":[53,69,78,89,93,99,203],"achieve":[54],"low":[55],"power":[56,71,181],"area":[58,213],"consumption.":[59],"ADCDR":[61,92,114],"can":[62,115,152],"enter":[63],"into":[64],"open":[65,81],"loop":[66,109],"after":[67],"lock-in":[68],"save":[70],"avoid":[73],"dithering":[75],"phenomenon.":[76],"Moreover,":[77],"compensate":[79],"loop,":[82],"phase":[84,96,144,185,206],"tracking":[85],"procedure":[86],"enable":[90],"track":[94,204],"drift":[97],"due":[98],"voltage":[101],"temperature":[103],"variations.":[104,131],"Furthermore,":[105],"delay-locked":[108],"circuit":[110],"integrated":[111],"generate":[116],"accurate":[117],"multiphase":[118,134],"clocks":[119,135],"with":[120,161],"calibrated":[123],"locking":[124],"algorithm":[125],"presence":[128],"precise":[133],"are":[136],"essential":[137],"half-rate":[140],"sampling":[141],"Alexander-type":[143],"detecting.":[145],"Measurement":[146],"results":[147],"show":[148],"that":[149],"operate":[153],"at":[154],"rate":[157,165],"6.4":[159],"Gbits/s":[160],"bit":[163],"error":[164],"<;10":[166],"<sup":[167,217],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[168,218],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">-12</sup>":[169],",":[170],"consuming":[171],"7.5-mW":[172],"per":[173,220],"(1.2":[175],"pJ/bit)":[176],"under":[177],"0.85":[179],"V":[180],"supply.":[182],"With":[183],"ADCDR's":[184],"tracking,":[186],"performs":[189],"better":[190],"jitter":[192],"tolerance":[193],"achieves":[195],"500-kHz":[197],"bandwidth,":[198],"high":[201],"enough":[202],"drift.":[207],"core":[210],"occupies":[211],"an":[212],"0.02":[215],"mm":[216],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[219],"lane.":[221]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}