{"id":"https://openalex.org/W2032546535","doi":"https://doi.org/10.1109/tvlsi.2015.2407577","title":"A Fast-Acquisition All-Digital Delay-Locked Loop Using a Starting-Bit Prediction Algorithm for the Successive-Approximation Register","display_name":"A Fast-Acquisition All-Digital Delay-Locked Loop Using a Starting-Bit Prediction Algorithm for the Successive-Approximation Register","publication_year":2015,"publication_date":"2015-03-11","ids":{"openalex":"https://openalex.org/W2032546535","doi":"https://doi.org/10.1109/tvlsi.2015.2407577","mag":"2032546535"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2015.2407577","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2407577","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062367921","display_name":"Yung-Hsiang Ho","orcid":null},"institutions":[{"id":"https://openalex.org/I154864474","display_name":"National Taiwan University of Science and Technology","ror":"https://ror.org/00q09pe49","country_code":"TW","type":"education","lineage":["https://openalex.org/I154864474"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yung-Hsiang Ho","raw_affiliation_strings":["Department of Electrical Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan","[Department of Electrical Engineering, National-Taiwan University of Science and Technology, Taipei, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan","institution_ids":["https://openalex.org/I154864474"]},{"raw_affiliation_string":"[Department of Electrical Engineering, National-Taiwan University of Science and Technology, Taipei, Taiwan]","institution_ids":["https://openalex.org/I154864474"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101721828","display_name":"Chia-Yu Yao","orcid":"https://orcid.org/0000-0001-9771-041X"},"institutions":[{"id":"https://openalex.org/I154864474","display_name":"National Taiwan University of Science and Technology","ror":"https://ror.org/00q09pe49","country_code":"TW","type":"education","lineage":["https://openalex.org/I154864474"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chia-Yu Yao","raw_affiliation_strings":["Department of Electrical Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan","[Department of Electrical Engineering, National-Taiwan University of Science and Technology, Taipei, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan","institution_ids":["https://openalex.org/I154864474"]},{"raw_affiliation_string":"[Department of Electrical Engineering, National-Taiwan University of Science and Technology, Taipei, Taiwan]","institution_ids":["https://openalex.org/I154864474"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I154864474"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.03847266,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"24","issue":"2","first_page":"759","last_page":"763"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6222159266471863},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.5726020932197571},{"id":"https://openalex.org/keywords/lock","display_name":"Lock (firearm)","score":0.5366122126579285},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5041393041610718},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.47584816813468933},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4454970359802246},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.4413209855556488},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4278346300125122},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.42526862025260925},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.41860198974609375},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.4130474925041199},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.4032471477985382},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.3657090663909912},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2246738076210022},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2042967975139618},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1803983449935913},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.13182333111763},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11989223957061768},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.10355520248413086}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6222159266471863},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.5726020932197571},{"id":"https://openalex.org/C174839445","wikidata":"https://www.wikidata.org/wiki/Q1134386","display_name":"Lock (firearm)","level":2,"score":0.5366122126579285},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5041393041610718},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.47584816813468933},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4454970359802246},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.4413209855556488},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4278346300125122},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.42526862025260925},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.41860198974609375},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.4130474925041199},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4032471477985382},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.3657090663909912},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2246738076210022},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2042967975139618},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1803983449935913},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.13182333111763},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11989223957061768},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.10355520248413086},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2015.2407577","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2407577","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1378890997","display_name":"Optimizing Symmetrical Square-Root FIR Filter Design against Receiver Clock Jitter","funder_award_id":"MOST103-2221-E011-059","funder_id":"https://openalex.org/F4320322795","funder_display_name":"Ministry of Science and Technology, Taiwan"}],"funders":[{"id":"https://openalex.org/F4320322795","display_name":"Ministry of Science and Technology, Taiwan","ror":"https://ror.org/02kv4zf79"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W2002187871","https://openalex.org/W2011281880","https://openalex.org/W2012721802","https://openalex.org/W2018092108","https://openalex.org/W2039610459","https://openalex.org/W2044230919","https://openalex.org/W2081633331","https://openalex.org/W2089395228","https://openalex.org/W2110921254","https://openalex.org/W2115448026","https://openalex.org/W2117599119","https://openalex.org/W2126227985","https://openalex.org/W2144572765","https://openalex.org/W2153119050","https://openalex.org/W6651009612","https://openalex.org/W6653544327"],"related_works":["https://openalex.org/W2373717181","https://openalex.org/W2968267641","https://openalex.org/W2518159996","https://openalex.org/W2473875724","https://openalex.org/W3026048737","https://openalex.org/W2069569305","https://openalex.org/W4232304213","https://openalex.org/W2379321056","https://openalex.org/W2008987845","https://openalex.org/W2186843371"],"abstract_inverted_index":{"This":[0],"brief":[1],"presents":[2],"a":[3,11,84],"fast-acquisition":[4],"11-bit":[5],"all-digital":[6],"delay-locked":[7],"loop":[8],"(ADDLL)":[9],"using":[10,68],"novel":[12],"starting-bit":[13],"prediction":[14],"algorithm":[15],"for":[16],"the":[17,25,29,44,48,60,63],"successive-approximation":[18],"register":[19],"(SBP-SAR).":[20],"It":[21],"can":[22,81],"effectively":[23],"eliminate":[24],"harmonic":[26],"lock":[27],"and":[28,59],"false":[30],"lock.":[31],"The":[32,55,78],"achievable":[33],"acquisition":[34],"time":[35],"is":[36],"within":[37],"17.5-23.5":[38],"or":[39,50],"17.5-32.5":[40],"clock":[41,52,85],"cycles":[42],"when":[43],"ADDLL":[45,64,80],"works":[46],"at":[47,83],"low":[49],"high":[51],"rate,":[53],"respectively.":[54],"digital-controlled":[56],"delay":[57],"line":[58],"SBP-SAR":[61],"of":[62],"chip":[65],"are":[66],"synthesized":[67],"Taiwan":[69],"Semiconductor":[70],"Manufacturing":[71],"Company's":[72],"(TSMC's)":[73],"0.18-\u03bcm":[74],"CMOS":[75],"cell":[76],"library.":[77],"proposed":[79],"operate":[82],"frequency":[86],"from":[87],"60":[88],"MHz":[89],"to":[90],"1.1":[91],"GHz.":[92]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-08-01T09:00:35.917206","created_date":"2025-10-10T00:00:00"}