{"id":"https://openalex.org/W1973225547","doi":"https://doi.org/10.1109/tvlsi.2015.2406953","title":"OTA-Based Logarithmic Circuit for Arbitrary Input Signal and Its Application","display_name":"OTA-Based Logarithmic Circuit for Arbitrary Input Signal and Its Application","publication_year":2015,"publication_date":"2015-03-19","ids":{"openalex":"https://openalex.org/W1973225547","doi":"https://doi.org/10.1109/tvlsi.2015.2406953","mag":"1973225547"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2015.2406953","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2406953","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045098175","display_name":"Mousumi Bhanja","orcid":"https://orcid.org/0000-0001-5312-6633"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mousumi Bhanja","raw_affiliation_strings":["Department of Electronics and Telecommunication Engineering, Indian Institute of Engineering Science and Technology at Shibpur, Howrah, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunication Engineering, Indian Institute of Engineering Science and Technology at Shibpur, Howrah, India","institution_ids":["https://openalex.org/I98365261"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110281553","display_name":"Baidya Nath Ray","orcid":null},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Baidya Nath Ray","raw_affiliation_strings":["Department of Electronics and Telecommunication Engineering, Indian Institute of Engineering Science and Technology at Shibpur, Howrah, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunication Engineering, Indian Institute of Engineering Science and Technology at Shibpur, Howrah, India","institution_ids":["https://openalex.org/I98365261"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I98365261"],"apc_list":null,"apc_paid":null,"fwci":0.7277,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.71158275,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"24","issue":"2","first_page":"638","last_page":"649"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/differentiator","display_name":"Differentiator","score":0.9032074809074402},{"id":"https://openalex.org/keywords/transconductance","display_name":"Transconductance","score":0.5945687294006348},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.5835719108581543},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.5700604319572449},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5621178150177002},{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.5321335792541504},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.515070378780365},{"id":"https://openalex.org/keywords/logarithm","display_name":"Logarithm","score":0.461574912071228},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.44250404834747314},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.428190678358078},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4181216061115265},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.38060876727104187},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.36224713921546936},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.276350736618042},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22811031341552734},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22365447878837585},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.17747661471366882},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.14292651414871216},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.13912510871887207},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12039768695831299},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11757221817970276}],"concepts":[{"id":"https://openalex.org/C12112733","wikidata":"https://www.wikidata.org/wiki/Q2659948","display_name":"Differentiator","level":3,"score":0.9032074809074402},{"id":"https://openalex.org/C2779283907","wikidata":"https://www.wikidata.org/wiki/Q1632964","display_name":"Transconductance","level":4,"score":0.5945687294006348},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.5835719108581543},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.5700604319572449},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5621178150177002},{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.5321335792541504},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.515070378780365},{"id":"https://openalex.org/C39927690","wikidata":"https://www.wikidata.org/wiki/Q11197","display_name":"Logarithm","level":2,"score":0.461574912071228},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.44250404834747314},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.428190678358078},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4181216061115265},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.38060876727104187},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.36224713921546936},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.276350736618042},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22811031341552734},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22365447878837585},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.17747661471366882},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.14292651414871216},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.13912510871887207},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12039768695831299},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11757221817970276},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2015.2406953","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2406953","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16","score":0.7799999713897705}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W101867253","https://openalex.org/W1978801773","https://openalex.org/W1978940349","https://openalex.org/W1986096827","https://openalex.org/W1999533217","https://openalex.org/W2000956074","https://openalex.org/W2007828588","https://openalex.org/W2026224578","https://openalex.org/W2029717612","https://openalex.org/W2035498041","https://openalex.org/W2071777638","https://openalex.org/W2105084502","https://openalex.org/W2108092549","https://openalex.org/W2109292497","https://openalex.org/W2113546778","https://openalex.org/W2118933887","https://openalex.org/W2122444406","https://openalex.org/W2133926870","https://openalex.org/W2134458360","https://openalex.org/W2141849165","https://openalex.org/W2145416189","https://openalex.org/W2168590567","https://openalex.org/W2546909505","https://openalex.org/W3203011645"],"related_works":["https://openalex.org/W1975681346","https://openalex.org/W2057389361","https://openalex.org/W2168948708","https://openalex.org/W3185578155","https://openalex.org/W1972641716","https://openalex.org/W2157054671","https://openalex.org/W1971987964","https://openalex.org/W4285343692","https://openalex.org/W2130119779","https://openalex.org/W4285367305"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,46,73,78],"new":[4],"design":[5,60,72],"procedure":[6,67],"has":[7,68,90],"been":[8,91],"proposed":[9,65,88],"for":[10,25],"realization":[11],"of":[12,51,85],"logarithmic":[13],"function":[14,57],"via":[15],"three":[16],"phases:":[17],"1)":[18],"differentiation;":[19],"2)":[20],"division;":[21],"and":[22,38,55,80],"3)":[23],"integration":[24],"any":[26],"arbitrary":[27],"analog":[28],"signal.":[29],"All":[30],"the":[31,59,64,69,87],"basic":[32],"building":[33],"blocks,":[34],"i.e.,":[35],"differentiator,":[36],"divider,":[37],"integrator,":[39],"are":[40],"realized":[41],"by":[42],"operational":[43],"transconductance":[44],"amplifier,":[45],"current":[47],"mode":[48],"device.":[49],"Realization":[50],"exponential,":[52],"power":[53],"law,":[54],"hyperbolic":[56],"as":[58],"examples":[61],"claims":[62],"that":[63],"synthesis":[66],"potential":[70],"to":[71],"log-based":[74],"nonlinear":[75],"system":[76],"in":[77],"systematic":[79],"hierarchical":[81],"manner.":[82],"The":[83],"performance":[84],"all":[86],"circuits":[89],"verified":[92],"with":[93],"SPICE":[94],"simulation.":[95]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}