{"id":"https://openalex.org/W1965030232","doi":"https://doi.org/10.1109/tvlsi.2015.2405548","title":"A Fast-Transient Wide-Voltage-Range Digital-Controlled Buck Converter With Cycle-Controlled DPWM","display_name":"A Fast-Transient Wide-Voltage-Range Digital-Controlled Buck Converter With Cycle-Controlled DPWM","publication_year":2015,"publication_date":"2015-03-04","ids":{"openalex":"https://openalex.org/W1965030232","doi":"https://doi.org/10.1109/tvlsi.2015.2405548","mag":"1965030232"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2015.2405548","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2405548","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100726719","display_name":"Weicheng Chen","orcid":"https://orcid.org/0000-0003-0199-9795"},"institutions":[{"id":"https://openalex.org/I154864474","display_name":"National Taiwan University of Science and Technology","ror":"https://ror.org/00q09pe49","country_code":"TW","type":"education","lineage":["https://openalex.org/I154864474"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Wei-Cheng Chen","raw_affiliation_strings":["Department of Electrical Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan","[Department of Electrical Engineering, National-Taiwan University of Science and Technology, Taipei, Taiwan]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan","institution_ids":["https://openalex.org/I154864474"]},{"raw_affiliation_string":"[Department of Electrical Engineering, National-Taiwan University of Science and Technology, Taipei, Taiwan]","institution_ids":["https://openalex.org/I154864474"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077352050","display_name":"Chao-Chyun Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I99908691","display_name":"Yuan Ze University","ror":"https://ror.org/01fv1ds98","country_code":"TW","type":"education","lineage":["https://openalex.org/I99908691"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chao-Chyun Chen","raw_affiliation_strings":["Department of Electrical Engineering, Yuan Ze University, Zhongli, Taiwan","[Department of Electrical Engineering, Yuan-Ze University, Zhongli, Taiwan]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Yuan Ze University, Zhongli, Taiwan","institution_ids":["https://openalex.org/I99908691"]},{"raw_affiliation_string":"[Department of Electrical Engineering, Yuan-Ze University, Zhongli, Taiwan]","institution_ids":["https://openalex.org/I99908691"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101721828","display_name":"Chia-Yu Yao","orcid":"https://orcid.org/0000-0001-9771-041X"},"institutions":[{"id":"https://openalex.org/I154864474","display_name":"National Taiwan University of Science and Technology","ror":"https://ror.org/00q09pe49","country_code":"TW","type":"education","lineage":["https://openalex.org/I154864474"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chia-Yu Yao","raw_affiliation_strings":["Department of Electrical Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan","[Department of Electrical Engineering, National-Taiwan University of Science and Technology, Taipei, Taiwan]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan","institution_ids":["https://openalex.org/I154864474"]},{"raw_affiliation_string":"[Department of Electrical Engineering, National-Taiwan University of Science and Technology, Taipei, Taiwan]","institution_ids":["https://openalex.org/I154864474"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110211948","display_name":"Rong-Jyi Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]},{"id":"https://openalex.org/I173632517","display_name":"MediaTek (China)","ror":"https://ror.org/05xvgy636","country_code":"CN","type":"company","lineage":["https://openalex.org/I173632517","https://openalex.org/I4210148979"]}],"countries":["CN","TW"],"is_corresponding":false,"raw_author_name":"Rong-Jyi Yang","raw_affiliation_strings":["Analog Division, MediaTek Inc., Hsinchu, Taiwan",", Analog Division, MediaTek Inc., Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Analog Division, MediaTek Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]},{"raw_affiliation_string":", Analog Division, MediaTek Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I173632517"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100726719"],"corresponding_institution_ids":["https://openalex.org/I154864474"],"apc_list":null,"apc_paid":null,"fwci":1.4162,"has_fulltext":false,"cited_by_count":27,"citation_normalized_percentile":{"value":0.80244118,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"24","issue":"1","first_page":"17","last_page":"25"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10175","display_name":"Advanced DC-DC Converters","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.7424858808517456},{"id":"https://openalex.org/keywords/buck-converter","display_name":"Buck converter","score":0.6992764472961426},{"id":"https://openalex.org/keywords/transient","display_name":"Transient (computer programming)","score":0.591650664806366},{"id":"https://openalex.org/keywords/digital-control","display_name":"Digital control","score":0.5387448072433472},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5255823731422424},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.46887731552124023},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.46338900923728943},{"id":"https://openalex.org/keywords/transient-response","display_name":"Transient response","score":0.44581225514411926},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.4172554910182953},{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"Time-to-digital converter","score":0.4108121395111084},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.40791141986846924},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.36987748742103577},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22132271528244019},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.13943171501159668},{"id":"https://openalex.org/keywords/control","display_name":"Control (management)","score":0.13475802540779114}],"concepts":[{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.7424858808517456},{"id":"https://openalex.org/C150818752","wikidata":"https://www.wikidata.org/wiki/Q83804","display_name":"Buck converter","level":3,"score":0.6992764472961426},{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.591650664806366},{"id":"https://openalex.org/C158411068","wikidata":"https://www.wikidata.org/wiki/Q2720568","display_name":"Digital control","level":2,"score":0.5387448072433472},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5255823731422424},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.46887731552124023},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.46338900923728943},{"id":"https://openalex.org/C85761212","wikidata":"https://www.wikidata.org/wiki/Q1974593","display_name":"Transient response","level":2,"score":0.44581225514411926},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.4172554910182953},{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.4108121395111084},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.40791141986846924},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.36987748742103577},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22132271528244019},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.13943171501159668},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.13475802540779114},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2015.2405548","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2405548","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.699999988079071,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G2344017209","display_name":null,"funder_award_id":"NSC 102-2220-E-155-003","funder_id":"https://openalex.org/F4320321040","funder_display_name":"National Science Council"}],"funders":[{"id":"https://openalex.org/F4320321040","display_name":"National Science Council","ror":"https://ror.org/02kv4zf79"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1536945048","https://openalex.org/W1579351173","https://openalex.org/W1964310646","https://openalex.org/W1973275692","https://openalex.org/W1981400298","https://openalex.org/W2001078510","https://openalex.org/W2010773431","https://openalex.org/W2018092108","https://openalex.org/W2018216988","https://openalex.org/W2025411433","https://openalex.org/W2064628296","https://openalex.org/W2069953862","https://openalex.org/W2117599119","https://openalex.org/W2119199553","https://openalex.org/W2126227985","https://openalex.org/W2132541442","https://openalex.org/W2137159478","https://openalex.org/W2140006808","https://openalex.org/W2144109350","https://openalex.org/W2144180601","https://openalex.org/W2148326299","https://openalex.org/W2154929747","https://openalex.org/W2167728044","https://openalex.org/W2180360041","https://openalex.org/W4285719527","https://openalex.org/W6634568612"],"related_works":["https://openalex.org/W3041655541","https://openalex.org/W2008724657","https://openalex.org/W2069953862","https://openalex.org/W2810061198","https://openalex.org/W2006345331","https://openalex.org/W2550069667","https://openalex.org/W2512227824","https://openalex.org/W1621953983","https://openalex.org/W2811333892","https://openalex.org/W2162823091"],"abstract_inverted_index":{"This":[0,71],"paper":[1],"presents":[2],"a":[3,10,49,130],"wide-voltage-range,":[4],"fast-transient":[5],"all-digital":[6,32,100,146],"buck":[7,101,147],"converter":[8,17,79,102,148],"using":[9],"high-resolution":[11],"digital":[12],"pulsewidth":[13],"modulator":[14],"(DPWM).":[15],"The":[16,28,40,89,140],"employs":[18],"the":[19,46,58,73,77,82,94,99,112,117,145,153],"multithreshold-voltage":[20],"band-control":[21],"technique":[22],"to":[23,36,45,86,127,159],"shorten":[24],"its":[25,38,67,121],"transient":[26],"response.":[27],"DPWM":[29,47,62,97,114],"uses":[30],"an":[31],"delay-locked":[33],"loop":[34,74],"(ADDLL)":[35],"control":[37],"cycle.":[39],"usage":[41],"of":[42,76,92,111,120,144],"ADDLL":[43],"leads":[44],"possessing":[48],"small":[50],"area":[51],"while":[52],"maintaining":[53],"high":[54],"cycle":[55,119],"resolution.":[56],"Moreover,":[57],"proposed":[59,78],"ADDLL-based":[60,95],"cyclecontrolled":[61,113],"can":[63],"achieve":[64],"synchronization":[65],"between":[66],"input":[68],"and":[69,98,162],"output.":[70],"decreases":[72],"delay":[75],"so":[80],"that":[81,116],"system":[83],"is":[84,123,149],"easy":[85],"be":[87],"stabilized.":[88],"prototype":[90],"chips":[91],"both":[93],"cycle-controlled":[96],"are":[103],"fabricated":[104],"in":[105,129],"0.35-\u03bcm":[106],"CMOS":[107],"process.":[108],"Measurement":[109],"results":[110],"show":[115],"duty":[118],"output":[122],"adjustable":[124],"from":[125,157],"1%":[126],"99%":[128],"0.78%":[131],"increment":[132],"per":[133],"step":[134],"when":[135,152],"operating":[136],"at":[137],"1":[138],"MHz.":[139],"measured":[141],"transition":[142],"time":[143],"<;3.5":[150],"\u03bcs":[151],"load":[154],"current":[155],"changes":[156],"50":[158],"500":[160],"mA,":[161],"vice":[163],"versa.":[164]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":9},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}