{"id":"https://openalex.org/W2059628517","doi":"https://doi.org/10.1109/tvlsi.2015.2400219","title":"Improving Nested Loop Pipelining on Coarse-Grained Reconfigurable Architectures","display_name":"Improving Nested Loop Pipelining on Coarse-Grained Reconfigurable Architectures","publication_year":2015,"publication_date":"2015-02-26","ids":{"openalex":"https://openalex.org/W2059628517","doi":"https://doi.org/10.1109/tvlsi.2015.2400219","mag":"2059628517"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2015.2400219","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2400219","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054524841","display_name":"Shouyi Yin","orcid":"https://orcid.org/0000-0003-2309-572X"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shouyi Yin","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China","[Inst. of Microelectronics, Tsinghua University, Beijing, China]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I99065089"]},{"raw_affiliation_string":"[Inst. of Microelectronics, Tsinghua University, Beijing, China]","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102986560","display_name":"Dajiang Liu","orcid":"https://orcid.org/0000-0002-1591-0635"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dajiang Liu","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China","[Inst. of Microelectronics, Tsinghua University, Beijing, China]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I99065089"]},{"raw_affiliation_string":"[Inst. of Microelectronics, Tsinghua University, Beijing, China]","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044350952","display_name":"Peng Yu","orcid":"https://orcid.org/0009-0006-4419-2624"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yu Peng","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China","[Inst. of Microelectronics, Tsinghua University, Beijing, China]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I99065089"]},{"raw_affiliation_string":"[Inst. of Microelectronics, Tsinghua University, Beijing, China]","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100358856","display_name":"Leibo Liu","orcid":"https://orcid.org/0000-0001-7548-4116"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Leibo Liu","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China","[Inst. of Microelectronics, Tsinghua University, Beijing, China]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I99065089"]},{"raw_affiliation_string":"[Inst. of Microelectronics, Tsinghua University, Beijing, China]","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032344424","display_name":"Shaojun Wei","orcid":null},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shaojun Wei","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China","[Inst. of Microelectronics, Tsinghua University, Beijing, China]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I99065089"]},{"raw_affiliation_string":"[Inst. of Microelectronics, Tsinghua University, Beijing, China]","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.3623,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.93781328,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"24","issue":"2","first_page":"507","last_page":"520"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7538949251174927},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7131199240684509},{"id":"https://openalex.org/keywords/nested-loop-join","display_name":"Nested loop join","score":0.6409546136856079},{"id":"https://openalex.org/keywords/software-pipelining","display_name":"Software pipelining","score":0.5468629598617554},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.5213742852210999},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5194910764694214},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5128052830696106},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2773776054382324},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0978512167930603},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.08778956532478333}],"concepts":[{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7538949251174927},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7131199240684509},{"id":"https://openalex.org/C1306188","wikidata":"https://www.wikidata.org/wiki/Q4060687","display_name":"Nested loop join","level":2,"score":0.6409546136856079},{"id":"https://openalex.org/C188854837","wikidata":"https://www.wikidata.org/wiki/Q268469","display_name":"Software pipelining","level":3,"score":0.5468629598617554},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.5213742852210999},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5194910764694214},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5128052830696106},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2773776054382324},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0978512167930603},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.08778956532478333},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2015.2400219","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2400219","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6700000166893005,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G3907330648","display_name":null,"funder_award_id":"61274131","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W37253703","https://openalex.org/W105298322","https://openalex.org/W1564397886","https://openalex.org/W1575535798","https://openalex.org/W1986300886","https://openalex.org/W1990634369","https://openalex.org/W2018348175","https://openalex.org/W2018579336","https://openalex.org/W2023027709","https://openalex.org/W2031775479","https://openalex.org/W2034919602","https://openalex.org/W2035473608","https://openalex.org/W2056430981","https://openalex.org/W2082403159","https://openalex.org/W2116304229","https://openalex.org/W2117209052","https://openalex.org/W2117385926","https://openalex.org/W2122171990","https://openalex.org/W2135234700","https://openalex.org/W2155884182","https://openalex.org/W2159108969","https://openalex.org/W3009106325","https://openalex.org/W4252370083"],"related_works":["https://openalex.org/W2135288949","https://openalex.org/W2110618453","https://openalex.org/W4241609064","https://openalex.org/W1908397450","https://openalex.org/W1776429635","https://openalex.org/W2040790775","https://openalex.org/W1485882819","https://openalex.org/W154155438","https://openalex.org/W2150334230","https://openalex.org/W1540273122"],"abstract_inverted_index":{"Coarse-grained":[0],"reconfigurable":[1],"architecture":[2,7],"(CGRA)":[3],"is":[4],"a":[5,93,105,117],"promising":[6],"with":[8,154],"high":[9,11],"performance,":[10],"power":[12],"efficiency,":[13],"and":[14,60,95,107,121],"attraction":[15],"of":[16,21,43,78,98,129,145],"flexibility.":[17],"The":[18,32,134],"computation-intensive":[19],"portions":[20],"applications,":[22],"i.e.,":[23],"loops,":[24,48],"are":[25,36],"often":[26,54],"implemented":[27],"on":[28,88,104,132,151],"CGRAs":[29],"for":[30,46],"acceleration.":[31],"loop":[33,51,84,101,131],"pipelining":[34,52,102],"techniques":[35],"usually":[37],"used":[38],"to":[39,81,125,149],"exploit":[40],"the":[41,49,76,99,110,127,143,155],"parallelism":[42],"loops.":[44],"However,":[45],"nested":[47,83,100,130,146],"existing":[50],"methods":[53],"result":[55],"in":[56],"poor":[57],"hardware":[58],"utilization":[59],"low":[61],"execution":[62],"performance.":[63],"To":[64],"tackle":[65],"this":[66,68],"problem,":[67],"paper":[69],"makes":[70],"three":[71],"contributions:":[72],"1)":[73],"we":[74,91,115],"propose":[75],"use":[77],"affine":[79,119],"transformation":[80,120],"facilitate":[82],"pipelining;":[85],"2)":[86],"based":[87],"polyhedral":[89],"model,":[90],"present":[92],"precise":[94],"general":[96],"formulation":[97],"problem":[103,113],"CGRA;":[106],"3)":[108],"using":[109],"insights":[111],"from":[112],"formulation,":[114],"design":[116],"joint":[118],"multipipeline":[122],"merging":[123],"approach":[124,140],"improve":[126,142],"performance":[128,144],"CGRA.":[133],"experimental":[135],"results":[136],"show":[137],"that":[138],"our":[139],"can":[141],"loops":[147],"up":[148],"35%":[150],"average,":[152],"compared":[153],"state-of-the-art":[156],"techniques.":[157]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":2}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}