{"id":"https://openalex.org/W1970092806","doi":"https://doi.org/10.1109/tvlsi.2015.2399279","title":"A System-Level Cosynthesis Framework for Power Delivery and On-Chip Data Networks in Application-Specific 3-D ICs","display_name":"A System-Level Cosynthesis Framework for Power Delivery and On-Chip Data Networks in Application-Specific 3-D ICs","publication_year":2015,"publication_date":"2015-02-26","ids":{"openalex":"https://openalex.org/W1970092806","doi":"https://doi.org/10.1109/tvlsi.2015.2399279","mag":"1970092806"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2015.2399279","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2399279","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109147387","display_name":"Nishit Kapadia","orcid":null},"institutions":[{"id":"https://openalex.org/I92446798","display_name":"Colorado State University","ror":"https://ror.org/03k1gpj17","country_code":"US","type":"education","lineage":["https://openalex.org/I92446798"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nishit Kapadia","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Colorado State University, Fort Collins, CO, USA","[Department of Electrical and Computer Engineering,, Colorado State University, Fort Collins, CO, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Colorado State University, Fort Collins, CO, USA","institution_ids":["https://openalex.org/I92446798"]},{"raw_affiliation_string":"[Department of Electrical and Computer Engineering,, Colorado State University, Fort Collins, CO, USA]","institution_ids":["https://openalex.org/I92446798"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018382547","display_name":"Sudeep Pasricha","orcid":"https://orcid.org/0000-0002-0846-0066"},"institutions":[{"id":"https://openalex.org/I92446798","display_name":"Colorado State University","ror":"https://ror.org/03k1gpj17","country_code":"US","type":"education","lineage":["https://openalex.org/I92446798"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudeep Pasricha","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Colorado State University, Fort Collins, CO, USA","[Department of Electrical and Computer Engineering,, Colorado State University, Fort Collins, CO, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Colorado State University, Fort Collins, CO, USA","institution_ids":["https://openalex.org/I92446798"]},{"raw_affiliation_string":"[Department of Electrical and Computer Engineering,, Colorado State University, Fort Collins, CO, USA]","institution_ids":["https://openalex.org/I92446798"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I92446798"],"apc_list":null,"apc_paid":null,"fwci":2.1037,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.88430838,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"24","issue":"1","first_page":"3","last_page":"16"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.9097728729248047},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6211022138595581},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.554023265838623},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5519756078720093},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5421908497810364},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5209482908248901},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5030772089958191},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4546424150466919},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4385034143924713},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.4163254499435425},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.347870409488678},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34772637486457825},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28054577112197876},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2275140881538391},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10342618823051453}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.9097728729248047},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6211022138595581},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.554023265838623},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5519756078720093},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5421908497810364},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5209482908248901},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5030772089958191},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4546424150466919},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4385034143924713},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.4163254499435425},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.347870409488678},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34772637486457825},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28054577112197876},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2275140881538391},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10342618823051453},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2015.2399279","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2399279","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G8501870917","display_name":null,"funder_award_id":"CCF-1302693","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G856403990","display_name":null,"funder_award_id":"CCF-1252500","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":51,"referenced_works":["https://openalex.org/W98248759","https://openalex.org/W1605203071","https://openalex.org/W1987293146","https://openalex.org/W1987505487","https://openalex.org/W1990336181","https://openalex.org/W1990514675","https://openalex.org/W1994881154","https://openalex.org/W2017903695","https://openalex.org/W2025808458","https://openalex.org/W2041644560","https://openalex.org/W2052933085","https://openalex.org/W2072086846","https://openalex.org/W2083625763","https://openalex.org/W2108302928","https://openalex.org/W2108408576","https://openalex.org/W2110392223","https://openalex.org/W2112890389","https://openalex.org/W2113870346","https://openalex.org/W2114029889","https://openalex.org/W2118961575","https://openalex.org/W2126647846","https://openalex.org/W2132360363","https://openalex.org/W2136215880","https://openalex.org/W2138815064","https://openalex.org/W2141391882","https://openalex.org/W2145021036","https://openalex.org/W2146176401","https://openalex.org/W2155759572","https://openalex.org/W2157189792","https://openalex.org/W2160602621","https://openalex.org/W2163198226","https://openalex.org/W2163723661","https://openalex.org/W2166151045","https://openalex.org/W2168505684","https://openalex.org/W2169875292","https://openalex.org/W2169965623","https://openalex.org/W2170968537","https://openalex.org/W3142845206","https://openalex.org/W3148339845","https://openalex.org/W3151751772","https://openalex.org/W4232663730","https://openalex.org/W4232892799","https://openalex.org/W4234262577","https://openalex.org/W4236302577","https://openalex.org/W4238549726","https://openalex.org/W4242948965","https://openalex.org/W6648901303","https://openalex.org/W6654032778","https://openalex.org/W6668195541","https://openalex.org/W6680384635","https://openalex.org/W6681435123"],"related_works":["https://openalex.org/W4281711577","https://openalex.org/W2092181573","https://openalex.org/W2106200299","https://openalex.org/W2576551918","https://openalex.org/W2178653557","https://openalex.org/W2144357574","https://openalex.org/W4230458348","https://openalex.org/W1966325333","https://openalex.org/W3198758847","https://openalex.org/W2124403023"],"abstract_inverted_index":{"With":[0],"increasing":[1],"core":[2,93],"counts":[3],"ushering":[4],"in":[5,31,38,114,229],"power-constrained":[6],"3-D":[7,17,32,52,105,163,179,188,203],"multiprocessor":[8],"system-on-chips":[9],"(MPSoCs),":[10],"optimizing":[11],"communication":[12,95,103,138],"power":[13,29,40,154,159],"dissipated":[14],"by":[15],"the":[16,24,39,51,60,69,78,81,100,115,152,162,186,214],"network-on-chip":[18],"(NoC)":[19],"fabric":[20],"is":[21,149,192],"critical.":[22],"At":[23],"same":[25],"time,":[26],"with":[27,213],"increased":[28],"densities":[30],"ICs,":[33],"problems":[34],"of":[35,80,91,218],"IR":[36],"drops":[37],"delivery":[41],"network":[42],"(PDN)":[43],"as":[44,46,109,111,155,157],"well":[45,110,156],"thermal":[47,107,172],"hot":[48],"spots":[49],"on":[50,97,121,140],"die":[53],"are":[54,66,71],"becoming":[55],"very":[56],"severe.":[57],"Even":[58],"though":[59],"PDN":[61,116,164,198],"and":[62,94,137,160,170],"NoC":[63,153,204],"design":[64,79,199],"goals":[65,169,200],"nonoverlapping,":[67],"both":[68],"optimizations":[70],"interdependent.":[72],"Unfortunately,":[73],"designers":[74],"today":[75],"seldom":[76],"consider":[77],"PDN,":[82],"while":[83,166],"designing":[84],"NoCs.":[85],"Moreover,":[86],"for":[87,143,174],"each":[88],"new":[89],"configuration":[90],"computation":[92,136],"mapping":[96],"an":[98],"MPSoC,":[99],"corresponding":[101],"intercore":[102],"patterns,":[104],"on-chip":[106],"profile,":[108],"IR-drop":[112],"distribution":[113],"can":[117],"vary":[118],"significantly.":[119],"Based":[120],"this":[122],"observation,":[123],"we":[124],"propose":[125],"a":[126,141,144,175,223],"novel":[127],"design-time":[128],"system-level":[129],"application-specific":[130,178],"cosynthesis":[131,190],"framework":[132,191],"that":[133,185],"intelligently":[134],"maps":[135],"resources":[139],"die,":[142],"given":[145],"workload.":[146],"The":[147],"goal":[148],"to":[150,196,220],"minimize":[151],"chip-cooling":[158],"optimize":[161],"architecture;":[165],"meeting":[167],"performance":[168],"satisfying":[171],"constraints,":[173],"microfluidic":[176],"cooling-based":[177],"MPSoC.":[180],"Our":[181],"experimental":[182],"results":[183],"indicate":[184],"proposed":[187,228],"NoC-PDN":[189],"not":[193],"only":[194],"able":[195],"meet":[197],"unlike":[201],"prior":[202,230],"synthesis":[205],"approaches,":[206],"but":[207],"also":[208],"provides":[209],"better":[210],"overall":[211],"optimality":[212],"solution":[215],"quality":[216],"improvement":[217],"up":[219],"35.4%":[221],"over":[222],"probabilistic":[224],"metaheuristic-based":[225],"cooptimization":[226],"approach":[227],"work.":[231]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}