{"id":"https://openalex.org/W2077686372","doi":"https://doi.org/10.1109/tvlsi.2015.2394809","title":"Transimpedance Limit Exploration and Inductor-Less Bandwidth Extension for Designing Wideband Amplifiers","display_name":"Transimpedance Limit Exploration and Inductor-Less Bandwidth Extension for Designing Wideband Amplifiers","publication_year":2015,"publication_date":"2015-02-11","ids":{"openalex":"https://openalex.org/W2077686372","doi":"https://doi.org/10.1109/tvlsi.2015.2394809","mag":"2077686372"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2015.2394809","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2394809","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075750194","display_name":"Oscal T.\u2010C. Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Oscal T.-C. Chen","raw_affiliation_strings":["Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","Department of electrical engineering, National Chung-Cheng University, Chiayi, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]},{"raw_affiliation_string":"Department of electrical engineering, National Chung-Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084037191","display_name":"Cheng-Ta Chan","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Cheng-Ta Chan","raw_affiliation_strings":["Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","Department of electrical engineering, National Chung-Cheng University, Chiayi, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]},{"raw_affiliation_string":"Department of electrical engineering, National Chung-Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055685147","display_name":"R.R.-B. Sheen","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Robin R.-B. Sheen","raw_affiliation_strings":["Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","Department of electrical engineering, National Chung-Cheng University, Chiayi, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]},{"raw_affiliation_string":"Department of electrical engineering, National Chung-Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5075750194"],"corresponding_institution_ids":["https://openalex.org/I148099254"],"apc_list":null,"apc_paid":null,"fwci":0.3946,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.6688368,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"24","issue":"1","first_page":"348","last_page":"352"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transimpedance-amplifier","display_name":"Transimpedance amplifier","score":0.9818999171257019},{"id":"https://openalex.org/keywords/bandwidth-extension","display_name":"Bandwidth extension","score":0.7982133626937866},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7807921171188354},{"id":"https://openalex.org/keywords/cascode","display_name":"Cascode","score":0.6557940244674683},{"id":"https://openalex.org/keywords/inductor","display_name":"Inductor","score":0.629611611366272},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.614532470703125},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5000953674316406},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.49064531922340393},{"id":"https://openalex.org/keywords/differential-amplifier","display_name":"Differential amplifier","score":0.47484806180000305},{"id":"https://openalex.org/keywords/wideband","display_name":"Wideband","score":0.47400104999542236},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.45328620076179504},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.4142796993255615},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.38417208194732666},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.37379971146583557},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31069010496139526},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2559211254119873},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.16810542345046997},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1366504430770874}],"concepts":[{"id":"https://openalex.org/C92631468","wikidata":"https://www.wikidata.org/wiki/Q215437","display_name":"Transimpedance amplifier","level":5,"score":0.9818999171257019},{"id":"https://openalex.org/C9387945","wikidata":"https://www.wikidata.org/wiki/Q4854770","display_name":"Bandwidth extension","level":4,"score":0.7982133626937866},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7807921171188354},{"id":"https://openalex.org/C2775946640","wikidata":"https://www.wikidata.org/wiki/Q1735017","display_name":"Cascode","level":4,"score":0.6557940244674683},{"id":"https://openalex.org/C144534570","wikidata":"https://www.wikidata.org/wiki/Q5325","display_name":"Inductor","level":3,"score":0.629611611366272},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.614532470703125},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5000953674316406},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.49064531922340393},{"id":"https://openalex.org/C11722477","wikidata":"https://www.wikidata.org/wiki/Q1056298","display_name":"Differential amplifier","level":4,"score":0.47484806180000305},{"id":"https://openalex.org/C2780202535","wikidata":"https://www.wikidata.org/wiki/Q4524457","display_name":"Wideband","level":2,"score":0.47400104999542236},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.45328620076179504},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.4142796993255615},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.38417208194732666},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.37379971146583557},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31069010496139526},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2559211254119873},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.16810542345046997},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1366504430770874},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.0},{"id":"https://openalex.org/C64922751","wikidata":"https://www.wikidata.org/wiki/Q4650799","display_name":"Audio signal","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2015.2394809","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2394809","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1093117406","display_name":null,"funder_award_id":"NSC 101-2218-E-194-001","funder_id":"https://openalex.org/F4320321040","funder_display_name":"National Science Council"}],"funders":[{"id":"https://openalex.org/F4320321040","display_name":"National Science Council","ror":"https://ror.org/02kv4zf79"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W575517596","https://openalex.org/W1566916904","https://openalex.org/W1981559370","https://openalex.org/W1999087226","https://openalex.org/W2012743477","https://openalex.org/W2064477623","https://openalex.org/W2069371858","https://openalex.org/W2120200547","https://openalex.org/W2124718663","https://openalex.org/W2139460824","https://openalex.org/W2167242718","https://openalex.org/W2488159282","https://openalex.org/W3150891300"],"related_works":["https://openalex.org/W2947642590","https://openalex.org/W4379341277","https://openalex.org/W2059184613","https://openalex.org/W3085093187","https://openalex.org/W1521923915","https://openalex.org/W2963540349","https://openalex.org/W2183882540","https://openalex.org/W3172170712","https://openalex.org/W4389455807","https://openalex.org/W2006969939"],"abstract_inverted_index":{"This":[0],"brief":[1],"studies":[2],"the":[3,6,50,67,70,82,94,108,117,148,152],"transimpedance":[4,25,55,139],"of":[5,32,53,124,133,141,162],"regulated":[7],"cascode":[8],"(RGC)":[9],"structure":[10,18,52,72],"and":[11,42,59,97,136,156],"develops":[12],"a":[13,36,39,74,121,131,137],"multilevel":[14],"active":[15],"feedback":[16,76],"(MLAF)":[17],"to":[19,62,80,101,115],"build":[20],"an":[21,33,43],"inductorless":[22],"CMOS":[23,99,111],"differential":[24,89,138],"amplifier":[26],"(TIA).":[27],"The":[28,46,87],"proposed":[29,88,118,149],"TIA":[30,90,119,150],"consists":[31],"input":[34,47],"stage,":[35,41,69],"single-to-differential":[37],"circuit,":[38],"gain":[40,68,140],"output":[44],"buffer.":[45],"stage":[48],"adopts":[49],"RGC":[51],"which":[54],"is":[56,78],"theoretically":[57],"characterized":[58],"numerically":[60],"analyzed":[61],"determine":[63],"design":[64,104],"parameters.":[65],"In":[66,106],"MLAF":[71],"in":[73],"hierarchical":[75],"topology":[77],"investigated":[79],"increase":[81],"bandwidth":[83,132],"without":[84],"inductor":[85],"peaking.":[86],"was":[91,113],"simulated":[92],"at":[93],"180-nm,":[95],"90-nm,":[96],"28-nm":[98],"technologies":[100],"verify":[102],"our":[103],"methodology.":[105],"addition,":[107],"TSMC":[109],"180-nm":[110],"technology":[112],"employed":[114],"implement":[116],"with":[120,145],"core":[122],"size":[123],"0.05":[125],"mm":[126],"<sup":[127],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[128],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[129],",":[130],"7.2":[134],"GHz,":[135],"1.8":[142],"k\u03a9.":[143],"Comparing":[144],"conventional":[146],"TIAs,":[147],"exhibits":[151],"least":[153],"hardware":[154],"cost":[155],"fairly":[157],"good":[158],"performance":[159],"for":[160],"applications":[161],"10-Gbit/s":[163],"optical":[164],"communications.":[165]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}