{"id":"https://openalex.org/W1999245428","doi":"https://doi.org/10.1109/tvlsi.2015.2394486","title":"All-Digital Duty-Cycle Corrector With a Wide Duty Correction Range for DRAM Applications","display_name":"All-Digital Duty-Cycle Corrector With a Wide Duty Correction Range for DRAM Applications","publication_year":2015,"publication_date":"2015-02-12","ids":{"openalex":"https://openalex.org/W1999245428","doi":"https://doi.org/10.1109/tvlsi.2015.2394486","mag":"1999245428"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2015.2394486","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2394486","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113603744","display_name":"Chan\u2010Hui Jeong","orcid":null},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Chan-Hui Jeong","raw_affiliation_strings":["Department of Nano Semiconductor Engineering, Korea University, Seoul, Korea","Department of Nano\u2010Semiconductor Engineering Korea University Seoul Korea"],"affiliations":[{"raw_affiliation_string":"Department of Nano Semiconductor Engineering, Korea University, Seoul, Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"Department of Nano\u2010Semiconductor Engineering Korea University Seoul Korea","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074036408","display_name":"Ammar Abdullah","orcid":"https://orcid.org/0000-0001-7158-3790"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Ammar Abdullah","raw_affiliation_strings":["Memory Division, Samsung Electronics Corporation, Hwaseong, Korea"],"affiliations":[{"raw_affiliation_string":"Memory Division, Samsung Electronics Corporation, Hwaseong, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065293026","display_name":"Young-Jae Min","orcid":"https://orcid.org/0000-0002-0334-5560"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Young-Jae Min","raw_affiliation_strings":["Memory Division, Samsung Electronics Corporation, Hwaseong, Korea"],"affiliations":[{"raw_affiliation_string":"Memory Division, Samsung Electronics Corporation, Hwaseong, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101882326","display_name":"In-Chul Hwang","orcid":"https://orcid.org/0000-0002-0045-9984"},"institutions":[{"id":"https://openalex.org/I165507594","display_name":"Kangwon National University","ror":"https://ror.org/01mh5ph17","country_code":"KR","type":"education","lineage":["https://openalex.org/I165507594"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"In-Chul Hwang","raw_affiliation_strings":["Department of Electrical Engineering, Kangwon National University, Chuncheon, Korea","[Department of Electrical Engineering, Kangwon National University, Chuncheon, Korea]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Kangwon National University, Chuncheon, Korea","institution_ids":["https://openalex.org/I165507594"]},{"raw_affiliation_string":"[Department of Electrical Engineering, Kangwon National University, Chuncheon, Korea]","institution_ids":["https://openalex.org/I165507594"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013743208","display_name":"Soo-Won Kim","orcid":"https://orcid.org/0000-0002-6637-0018"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Soo-Won Kim","raw_affiliation_strings":["Department of Nano Semiconductor Engineering, Korea University, Seoul, Korea","Department of Nano\u2010Semiconductor Engineering Korea University Seoul Korea"],"affiliations":[{"raw_affiliation_string":"Department of Nano Semiconductor Engineering, Korea University, Seoul, Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"Department of Nano\u2010Semiconductor Engineering Korea University Seoul Korea","institution_ids":["https://openalex.org/I197347611"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5113603744"],"corresponding_institution_ids":["https://openalex.org/I197347611"],"apc_list":null,"apc_paid":null,"fwci":1.33663109,"has_fulltext":false,"cited_by_count":36,"citation_normalized_percentile":{"value":0.85307946,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"24","issue":"1","first_page":"363","last_page":"367"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.8471323251724243},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7264888882637024},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7253434062004089},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5696366429328918},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.501535177230835},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4660891890525818},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4143500328063965},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3878211975097656},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.31119948625564575},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28162842988967896},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.15625181794166565}],"concepts":[{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.8471323251724243},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7264888882637024},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7253434062004089},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5696366429328918},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.501535177230835},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4660891890525818},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4143500328063965},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3878211975097656},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.31119948625564575},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28162842988967896},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.15625181794166565}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2015.2394486","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2394486","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8199999928474426,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2003275364","https://openalex.org/W2012541386","https://openalex.org/W2015929859","https://openalex.org/W2018092108","https://openalex.org/W2082109727","https://openalex.org/W2132680915","https://openalex.org/W2133458494","https://openalex.org/W2136075142","https://openalex.org/W2163095973","https://openalex.org/W2545864441","https://openalex.org/W3216608028","https://openalex.org/W6653406983","https://openalex.org/W6679855229","https://openalex.org/W6679947235"],"related_works":["https://openalex.org/W2121182846","https://openalex.org/W2315668284","https://openalex.org/W2155789024","https://openalex.org/W2109491806","https://openalex.org/W3213608175","https://openalex.org/W2058044441","https://openalex.org/W3117675750","https://openalex.org/W4321068651","https://openalex.org/W2141743053","https://openalex.org/W2094329012"],"abstract_inverted_index":{"An":[0],"all-digital":[1],"duty-cycle":[2,24,80],"corrector":[3,19],"with":[4,26,41],"a":[5,21,27,33,42,55,75],"wide":[6],"duty":[7,34],"correction":[8,12,35,72],"range":[9,36],"and":[10,30,39,46,59,78,95,103],"fast":[11],"time":[13],"is":[14,74,82],"hereby":[15],"presented.":[16],"The":[17,49,71],"proposed":[18],"uses":[20],"1-bit":[22],"digital":[23],"detector":[25],"time-to-digital":[28],"converter,":[29],"it":[31,60],"achieves":[32],"between":[37],"10%":[38],"90%":[40],"low":[43],"pressure,":[44],"volume,":[45],"temperature":[47],"variation.":[48],"test":[50],"chip":[51],"was":[52],"fabricated":[53],"using":[54],"0.13-\u03bcm":[56],"CMOS":[57],"process,":[58],"occupies":[61],"an":[62,86],"area":[63],"of":[64,89],"0.059":[65],"mm":[66],"<sup":[67],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[68],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[69],".":[70],"cycle":[73],"14":[76],"cycles":[77],"the":[79,92],"error":[81],"below":[83],"\u00b11.4%.":[84],"At":[85],"operating":[87],"frequency":[88],"1":[90],"GHz,":[91],"power":[93],"dissipation":[94],"peak-to-peak":[96],"jitter":[97],"are":[98],"measured":[99],"at":[100],"5.6":[101],"mW":[102],"20.5":[104],"ps,":[105],"respectively.":[106]},"counts_by_year":[{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":1}],"updated_date":"2026-02-05T00:54:17.221276","created_date":"2025-10-10T00:00:00"}