{"id":"https://openalex.org/W2093163564","doi":"https://doi.org/10.1109/tvlsi.2015.2394459","title":"Single-Supply 3T Gain-Cell for Low-Voltage Low-Power Applications","display_name":"Single-Supply 3T Gain-Cell for Low-Voltage Low-Power Applications","publication_year":2015,"publication_date":"2015-02-04","ids":{"openalex":"https://openalex.org/W2093163564","doi":"https://doi.org/10.1109/tvlsi.2015.2394459","mag":"2093163564"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2015.2394459","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2394459","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/205022","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034618529","display_name":"Robert Giterman","orcid":"https://orcid.org/0000-0002-1410-4746"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":true,"raw_author_name":"Robert Giterman","raw_affiliation_strings":["Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","Faculty of Engineering; Bar-Ilan University; Ramat-Gan Israel"],"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]},{"raw_affiliation_string":"Faculty of Engineering; Bar-Ilan University; Ramat-Gan Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026444183","display_name":"Adam Teman","orcid":"https://orcid.org/0000-0002-8233-4711"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Adam Teman","raw_affiliation_strings":["Telecommunications Circuits Laboratory, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","Institute of Electrical EngineeringTelecommunications Circuits Laboratory, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Telecommunications Circuits Laboratory, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Institute of Electrical EngineeringTelecommunications Circuits Laboratory, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026324911","display_name":"Pascal Meinerzhagen","orcid":"https://orcid.org/0000-0002-5444-5772"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Pascal Meinerzhagen","raw_affiliation_strings":["Telecommunications Circuits Laboratory, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","Institute of Electrical EngineeringTelecommunications Circuits Laboratory, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Telecommunications Circuits Laboratory, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Institute of Electrical EngineeringTelecommunications Circuits Laboratory, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062332267","display_name":"Lior Atias","orcid":null},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Lior Atias","raw_affiliation_strings":["Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","Faculty of Engineering; Bar-Ilan University; Ramat-Gan Israel"],"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]},{"raw_affiliation_string":"Faculty of Engineering; Bar-Ilan University; Ramat-Gan Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059133771","display_name":"Andreas Burg","orcid":"https://orcid.org/0000-0002-7270-5558"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Andreas Burg","raw_affiliation_strings":["Telecommunications Circuits Laboratory, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","Institute of Electrical EngineeringTelecommunications Circuits Laboratory, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Telecommunications Circuits Laboratory, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Institute of Electrical EngineeringTelecommunications Circuits Laboratory, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065902823","display_name":"Alexander Fish","orcid":"https://orcid.org/0000-0002-4994-1536"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Alexander Fish","raw_affiliation_strings":["Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","Faculty of Engineering; Bar-Ilan University; Ramat-Gan Israel"],"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]},{"raw_affiliation_string":"Faculty of Engineering; Bar-Ilan University; Ramat-Gan Israel","institution_ids":["https://openalex.org/I13955877"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5034618529"],"corresponding_institution_ids":["https://openalex.org/I13955877"],"apc_list":null,"apc_paid":null,"fwci":3.7484,"has_fulltext":false,"cited_by_count":38,"citation_normalized_percentile":{"value":0.93658167,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"24","issue":"1","first_page":"358","last_page":"362"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7566224932670593},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7290699481964111},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5662406086921692},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5535955429077148},{"id":"https://openalex.org/keywords/low-voltage","display_name":"Low voltage","score":0.5459354519844055},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4659968614578247},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.457522988319397},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4458619952201843},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.44527676701545715},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3752391040325165},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3393021523952484},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2927817106246948}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7566224932670593},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7290699481964111},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5662406086921692},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5535955429077148},{"id":"https://openalex.org/C128624480","wikidata":"https://www.wikidata.org/wiki/Q1504817","display_name":"Low voltage","level":3,"score":0.5459354519844055},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4659968614578247},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.457522988319397},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4458619952201843},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.44527676701545715},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3752391040325165},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3393021523952484},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2927817106246948}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2015.2394459","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2394459","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:infoscience.epfl.ch:205022","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/205022","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:205022","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/205022","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G6187700389","display_name":null,"funder_award_id":"PP002-119057","funder_id":"https://openalex.org/F4320320924","funder_display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung"}],"funders":[{"id":"https://openalex.org/F4320320924","display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung","ror":"https://ror.org/00yjd3n13"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1827639723","https://openalex.org/W1971936677","https://openalex.org/W1995932919","https://openalex.org/W2002293402","https://openalex.org/W2027009856","https://openalex.org/W2070701822","https://openalex.org/W2070905822","https://openalex.org/W2084514439","https://openalex.org/W2097346754","https://openalex.org/W2161091390","https://openalex.org/W2187738622","https://openalex.org/W6671281726","https://openalex.org/W6687186040"],"related_works":["https://openalex.org/W3120961607","https://openalex.org/W3148568549","https://openalex.org/W2098207691","https://openalex.org/W1648516568","https://openalex.org/W361036515","https://openalex.org/W4211178602","https://openalex.org/W2269474412","https://openalex.org/W1518256384","https://openalex.org/W2310488720","https://openalex.org/W2310834573"],"abstract_inverted_index":{"Logic":[0],"compatible":[1],"gain":[2],"cell":[3,44],"(GC)-embedded":[4],"DRAM":[5],"(eDRAM)":[6],"arrays":[7],"are":[8],"considered":[9],"an":[10,59,183],"alternative":[11],"to":[12,15,37,42,45,102],"SRAM":[13,177],"due":[14],"their":[16],"small":[17],"size,":[18],"nonratioed":[19],"operation,":[20],"low":[21],"static":[22],"leakage,":[23],"and":[24,50,73,97,120,156,182],"two-port":[25],"functionality.":[26],"However,":[27],"traditional":[28],"GC-eDRAM":[29,89],"implementations":[30],"require":[31,57],"boosted":[32,55],"control":[33],"signals":[34],"in":[35,122,178],"order":[36],"write":[38,100],"full":[39],"voltage":[40,77,96],"levels":[41,56],"the":[43,47,103,179],"reduce":[46],"refresh":[48],"rate":[49],"shorten":[51],"access":[52],"times.":[53],"These":[54],"either":[58],"extra":[60],"power":[61],"supply":[62,141],"or":[63],"on-chip":[64],"charge":[65],"pumps,":[66],"as":[67,69,171],"well":[68],"nontrivial":[70],"level":[71],"shifting":[72],"toleration":[74],"of":[75,142,169,188],"high":[76],"levels.":[78],"In":[79],"this":[80],"brief,":[81],"we":[82],"present":[83],"a":[84,94,113,123,139,146,152,157,165,174],"novel,":[85],"logic":[86],"compatible,":[87],"3T":[88],"bitcell":[90,166],"that":[91,117],"operates":[92],"with":[93,112,138,173],"single-supply":[95],"provides":[98,164],"superior":[99],"capability":[101],"conventional":[104],"GC":[105],"structures.":[106],"The":[107,133,161],"proposed":[108,162],"circuit":[109],"is":[110,136],"demonstrated":[111],"2-kb":[114],"memory":[115],"macro":[116,185],"was":[118],"designed":[119],"fabricated":[121],"mature":[124],"0.18-\u03bcm":[125],"CMOS":[126],"process,":[127],"targeted":[128],"at":[129],"low-power,":[130],"energy-efficient":[131],"applications.":[132],"test":[134],"array":[135],"powered":[137],"single":[140],"900":[143],"mV,":[144],"showing":[145],"0.8-ms":[147],"worst":[148],"case":[149],"retention":[150,159],"time,":[151,155],"1.3-ns":[153],"write-access":[154],"2.4-pW/bit":[158],"power.":[160],"topology":[163],"area":[167,186],"reduction":[168,187],"43%,":[170],"compared":[172],"redrawn":[175],"6-transistor":[176],"same":[180],"technology,":[181],"overall":[184],"67%":[189],"including":[190],"peripherals.":[191]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":7},{"year":2016,"cited_by_count":6}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}