{"id":"https://openalex.org/W2078264763","doi":"https://doi.org/10.1109/tvlsi.2015.2393717","title":"Energy and Area Efficient Three-Input XOR/XNORs With Systematic Cell Design Methodology","display_name":"Energy and Area Efficient Three-Input XOR/XNORs With Systematic Cell Design Methodology","publication_year":2015,"publication_date":"2015-03-25","ids":{"openalex":"https://openalex.org/W2078264763","doi":"https://doi.org/10.1109/tvlsi.2015.2393717","mag":"2078264763"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2015.2393717","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2393717","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051431139","display_name":"Tooraj Nikoubin","orcid":"https://orcid.org/0000-0003-1724-3503"},"institutions":[{"id":"https://openalex.org/I12315562","display_name":"Texas Tech University","ror":"https://ror.org/0405mnx93","country_code":"US","type":"education","lineage":["https://openalex.org/I12315562"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Tooraj Nikoubin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas Tech University, Lubbock, TX, USA","[Dept. of Electrical and Computer Engineering, Texas Tech University Lubbock, TX, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas Tech University, Lubbock, TX, USA","institution_ids":["https://openalex.org/I12315562"]},{"raw_affiliation_string":"[Dept. of Electrical and Computer Engineering, Texas Tech University Lubbock, TX, USA]","institution_ids":["https://openalex.org/I12315562"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043640558","display_name":"Mahdieh Grailoo","orcid":"https://orcid.org/0000-0003-1823-4211"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mahdieh Grailoo","raw_affiliation_strings":["School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran","School of Electrical and Computer Engineering, College of Engineering University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"School of Electrical and Computer Engineering, College of Engineering University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025738581","display_name":"Changzhi Li","orcid":"https://orcid.org/0000-0003-2188-4506"},"institutions":[{"id":"https://openalex.org/I12315562","display_name":"Texas Tech University","ror":"https://ror.org/0405mnx93","country_code":"US","type":"education","lineage":["https://openalex.org/I12315562"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Changzhi Li","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas Tech University, Lubbock, TX, USA","[Dept. of Electrical and Computer Engineering, Texas Tech University Lubbock, TX, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas Tech University, Lubbock, TX, USA","institution_ids":["https://openalex.org/I12315562"]},{"raw_affiliation_string":"[Dept. of Electrical and Computer Engineering, Texas Tech University Lubbock, TX, USA]","institution_ids":["https://openalex.org/I12315562"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5051431139"],"corresponding_institution_ids":["https://openalex.org/I12315562"],"apc_list":null,"apc_paid":null,"fwci":1.7756,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":{"value":0.86493231,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":"24","issue":"1","first_page":"398","last_page":"402"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6180983185768127},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.5876196026802063},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5464822053909302},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4934665262699127},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4927366077899933},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4906283915042877},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4888281226158142},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.47222378849983215},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4484803080558777},{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.44773006439208984},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.42882031202316284},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.4250872731208801},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.3498289883136749},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.3174874484539032},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2600433826446533},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23162901401519775},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2079988718032837},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1963147222995758},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1959328055381775},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.19364959001541138}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6180983185768127},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.5876196026802063},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5464822053909302},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4934665262699127},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4927366077899933},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4906283915042877},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4888281226158142},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.47222378849983215},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4484803080558777},{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.44773006439208984},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.42882031202316284},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.4250872731208801},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.3498289883136749},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.3174874484539032},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2600433826446533},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23162901401519775},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2079988718032837},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1963147222995758},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1959328055381775},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.19364959001541138},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2015.2393717","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2393717","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1842156172","https://openalex.org/W1972013943","https://openalex.org/W1976534270","https://openalex.org/W1988068558","https://openalex.org/W1995135231","https://openalex.org/W2015698216","https://openalex.org/W2017962632","https://openalex.org/W2024106453","https://openalex.org/W2025112427","https://openalex.org/W2028477016","https://openalex.org/W2078179095","https://openalex.org/W2124278579","https://openalex.org/W2129926968","https://openalex.org/W2131107384","https://openalex.org/W2138968074","https://openalex.org/W2144038159","https://openalex.org/W2154763313","https://openalex.org/W2155132174","https://openalex.org/W2159229333","https://openalex.org/W2183293528","https://openalex.org/W2544022514","https://openalex.org/W6638957527"],"related_works":["https://openalex.org/W4288055011","https://openalex.org/W2100360214","https://openalex.org/W1979360617","https://openalex.org/W2975406511","https://openalex.org/W2031041696","https://openalex.org/W4242912623","https://openalex.org/W2110396545","https://openalex.org/W4386859294","https://openalex.org/W2306516855","https://openalex.org/W2543084892"],"abstract_inverted_index":{"In":[0,105],"this":[1],"brief,":[2],"we":[3],"propose":[4],"three":[5,88],"efficient":[6,43],"three-input":[7,110],"XOR/XNOR":[8],"circuits":[9],"as":[10,100,102,163],"the":[11,38,86,106,108,161],"most":[12],"significant":[13],"blocks":[14],"of":[15,35,60,94],"digital":[16],"systems":[17],"with":[18,121],"a":[19,57],"new":[20],"systematic":[21],"cell":[22],"design":[23,54,78],"methodology":[24],"(SCDM)":[25],"in":[26,41,56,77,85,141,145,166],"hybrid-CMOS":[27],"logic":[28],"style.":[29],"SCDM,":[30],"which":[31,90],"is":[32,48,64,168],"an":[33],"extension":[34],"CDM,":[36],"plays":[37],"essential":[39],"role":[40],"designing":[42],"circuits.":[44,61],"At":[45],"first,":[46],"it":[47],"deliberately":[49],"given":[50],"priority":[51],"to":[52,82],"general":[53],"goals":[55],"base":[58],"structure":[59,63],"This":[62],"generated":[65],"systematically":[66],"by":[67],"employing":[68],"binary":[69],"decision":[70],"diagram.":[71],"After":[72],"that,":[73],"concerning":[74],"high":[75],"flexibility":[76],"targets,":[79],"SCDM":[80],"aims":[81],"specific":[83],"ones":[84],"remaining":[87],"steps,":[89],"are":[91],"wise":[92],"selections":[93],"basic":[95],"cells":[96],"and":[97,114,125,159],"amend":[98],"mechanisms,":[99],"well":[101,120],"transistor":[103],"sizing.":[104],"end,":[107],"resultant":[109],"XOR/XNORs":[111],"enjoy":[112],"full-swing":[113],"fairly":[115],"balanced":[116],"outputs.":[117],"They":[118,133],"perform":[119],"supply":[122],"voltage":[123],"scaling,":[124],"their":[126,136],"critical":[127],"path":[128],"contains":[129],"only":[130],"two":[131],"transistors.":[132],"also":[134],"outperform":[135],"counterparts":[137],"exhibiting":[138],"27%-77%":[139],"reduction":[140],"average":[142],"energy-delay":[143],"product":[144],"HSPICE":[146],"simulation":[147],"based":[148],"on":[149],"TSMC":[150],"0.13-\u03bcm":[151],"technology.":[152],"The":[153],"symmetric":[154],"schematic":[155],"topologies":[156],"significantly":[157],"simplify":[158],"minimize":[160],"layout,":[162],"26%-32%":[164],"improvement":[165],"area":[167],"demonstrated.":[169]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}