{"id":"https://openalex.org/W2143906836","doi":"https://doi.org/10.1109/tvlsi.2014.2383442","title":"ElastiStore: Flexible Elastic Buffering for Virtual-Channel-Based Networks on Chip","display_name":"ElastiStore: Flexible Elastic Buffering for Virtual-Channel-Based Networks on Chip","publication_year":2015,"publication_date":"2015-01-09","ids":{"openalex":"https://openalex.org/W2143906836","doi":"https://doi.org/10.1109/tvlsi.2014.2383442","mag":"2143906836"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2014.2383442","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2383442","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053628160","display_name":"Ioannis Seitanidis","orcid":"https://orcid.org/0000-0002-9693-0135"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Ioannis Seitanidis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece","Department of Electrical and Computer Engineering Democritus University of Thrace Xanthi, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering Democritus University of Thrace Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052539927","display_name":"\u0391\u03bd\u03b1\u03c3\u03c4\u03ac\u03c3\u03b9\u03bf\u03c2 \u03a8\u03b1\u03c1\u03c1\u03ac\u03c2","orcid":"https://orcid.org/0000-0001-6151-9242"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Anastasios Psarras","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece","Department of Electrical and Computer Engineering Democritus University of Thrace Xanthi, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering Democritus University of Thrace Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009486275","display_name":"Kypros Chrysanthou","orcid":null},"institutions":[{"id":"https://openalex.org/I34771391","display_name":"University of Cyprus","ror":"https://ror.org/02qjrjx09","country_code":"CY","type":"education","lineage":["https://openalex.org/I34771391"]}],"countries":["CY"],"is_corresponding":false,"raw_author_name":"Kypros Chrysanthou","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Cyprus, Nicosia, Cyprus","[Dept. of Electrical and Computer Engineering, University of Cyprus, Nicosia, Cyprus]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Cyprus, Nicosia, Cyprus","institution_ids":["https://openalex.org/I34771391"]},{"raw_affiliation_string":"[Dept. of Electrical and Computer Engineering, University of Cyprus, Nicosia, Cyprus]","institution_ids":["https://openalex.org/I34771391"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035714231","display_name":"Chrysostomos Nicopoulos","orcid":"https://orcid.org/0000-0001-6389-6068"},"institutions":[{"id":"https://openalex.org/I34771391","display_name":"University of Cyprus","ror":"https://ror.org/02qjrjx09","country_code":"CY","type":"education","lineage":["https://openalex.org/I34771391"]}],"countries":["CY"],"is_corresponding":false,"raw_author_name":"Chrysostomos Nicopoulos","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Cyprus, Nicosia, Cyprus","[Dept. of Electrical and Computer Engineering, University of Cyprus, Nicosia, Cyprus]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Cyprus, Nicosia, Cyprus","institution_ids":["https://openalex.org/I34771391"]},{"raw_affiliation_string":"[Dept. of Electrical and Computer Engineering, University of Cyprus, Nicosia, Cyprus]","institution_ids":["https://openalex.org/I34771391"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074704256","display_name":"Giorgos Dimitrakopoulos","orcid":"https://orcid.org/0000-0003-3688-7865"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Giorgos Dimitrakopoulos","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece","Department of Electrical and Computer Engineering Democritus University of Thrace Xanthi, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering Democritus University of Thrace Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5053628160"],"corresponding_institution_ids":["https://openalex.org/I147962203"],"apc_list":null,"apc_paid":null,"fwci":2.6626,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.9110451,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"23","issue":"12","first_page":"3015","last_page":"3028"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10179","display_name":"Supercapacitor Materials and Fabrication","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7256245017051697},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6668275594711304},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6649806499481201},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.6053140759468079},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5604016184806824},{"id":"https://openalex.org/keywords/virtual-channel","display_name":"Virtual channel","score":0.5328184962272644},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5222638249397278},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5037268996238708},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.46575504541397095},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.4580937325954437},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4464322626590729},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4229726493358612},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.41945427656173706},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.31140559911727905},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2174074351787567}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7256245017051697},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6668275594711304},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6649806499481201},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.6053140759468079},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5604016184806824},{"id":"https://openalex.org/C2777076873","wikidata":"https://www.wikidata.org/wiki/Q2291875","display_name":"Virtual channel","level":3,"score":0.5328184962272644},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5222638249397278},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5037268996238708},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.46575504541397095},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.4580937325954437},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4464322626590729},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4229726493358612},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.41945427656173706},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.31140559911727905},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2174074351787567},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2014.2383442","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2383442","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":40,"referenced_works":["https://openalex.org/W1501077214","https://openalex.org/W1513716704","https://openalex.org/W1965360969","https://openalex.org/W1997118198","https://openalex.org/W1999823427","https://openalex.org/W2032645391","https://openalex.org/W2071552002","https://openalex.org/W2081291083","https://openalex.org/W2085102308","https://openalex.org/W2085581890","https://openalex.org/W2095795217","https://openalex.org/W2097560795","https://openalex.org/W2097992903","https://openalex.org/W2099399959","https://openalex.org/W2104869032","https://openalex.org/W2107299528","https://openalex.org/W2110678168","https://openalex.org/W2112441694","https://openalex.org/W2114522727","https://openalex.org/W2116676741","https://openalex.org/W2120655454","https://openalex.org/W2125944792","https://openalex.org/W2133563079","https://openalex.org/W2133819616","https://openalex.org/W2148366314","https://openalex.org/W2150914546","https://openalex.org/W2152166204","https://openalex.org/W2155385917","https://openalex.org/W2155597158","https://openalex.org/W2157047157","https://openalex.org/W2157225945","https://openalex.org/W2164264749","https://openalex.org/W2169875292","https://openalex.org/W2462193902","https://openalex.org/W3139964230","https://openalex.org/W3140261852","https://openalex.org/W3144287542","https://openalex.org/W3151776607","https://openalex.org/W4240575514","https://openalex.org/W6682888790"],"related_works":["https://openalex.org/W1967423149","https://openalex.org/W2013729863","https://openalex.org/W2138410650","https://openalex.org/W4212914479","https://openalex.org/W2181632526","https://openalex.org/W2439487276","https://openalex.org/W2052816277","https://openalex.org/W2076178931","https://openalex.org/W2560886726","https://openalex.org/W2358331463"],"abstract_inverted_index":{"As":[0],"multicore":[1],"systems":[2],"transition":[3],"to":[4,24,89,125,140],"the":[5,8,11,26,30,59,62,128,135,141,145,151,156,160,167,199,202,206],"many-core":[6],"realm,":[7],"pressure":[9],"on":[10,19,134],"interconnection":[12],"network":[13,18,181],"is":[14,22],"substantially":[15],"elevated.":[16],"The":[17,148],"chip":[20],"(NoC)":[21],"expected":[23],"undertake":[25],"expanding":[27],"demands":[28],"of":[29,33,61,68,76,144,150,162,201],"ever-increasing":[31],"numbers":[32],"processing":[34],"elements,":[35],"while":[36],"its":[37],"area/power":[38],"footprint":[39],"remains":[40],"severely":[41],"constrained.":[42],"Hence,":[43],"low-cost":[44],"NoC":[45,63,136,146,157],"designs":[46],"that":[47,104,131],"achieve":[48],"high-throughput":[49],"and":[50,78,95,118,188],"low-latency":[51],"operation":[52],"are":[53,65,72],"imperative":[54],"for":[55],"future":[56],"scalability.":[57],"While":[58],"buffers":[60],"routers":[64],"key":[66],"enablers":[67],"high":[69],"performance,":[70],"they":[71],"also":[73],"major":[74],"consumers":[75],"area":[77],"power.":[79],"In":[80],"this":[81],"paper,":[82],"we":[83,96],"extend":[84],"elastic":[85],"buffer":[86,121],"(EB)":[87],"architectures":[88],"support":[90],"multiple":[91],"virtual":[92],"channels":[93],"(VCs),":[94],"derive":[97],"ElastiStore,":[98],"a":[99,119,176,194,211],"novel":[100],"lightweight":[101],"EB":[102,153],"architecture":[103],"minimizes":[105],"buffering":[106],"requirements":[107],"without":[108],"sacrificing":[109],"performance.":[110],"ElastiStore":[111],"uses":[112],"just":[113],"one":[114],"register":[115],"per":[116],"VC":[117],"shared":[120],"sized":[122],"large":[123],"enough":[124],"merely":[126],"cover":[127],"round-trip":[129],"time":[130],"appears":[132],"either":[133],"links":[137],"or":[138],"due":[139],"internal":[142],"pipeline":[143],"routers.":[147],"integration":[149],"proposed":[152,203],"scheme":[154],"in":[155,193],"router":[158],"enables":[159],"design":[161],"efficient":[163],"architectures,":[164],"which":[165],"offer":[166],"same":[168],"performance":[169],"as":[170],"baseline":[171],"VC-based":[172],"routers,":[173],"albeit":[174],"at":[175],"significantly":[177],"lower":[178],"cost.":[179],"Cycle-accurate":[180],"simulations":[182],"including":[183],"both":[184],"synthetic":[185],"traffic":[186],"patterns":[187],"real":[189],"application":[190],"workloads":[191],"running":[192],"full-system":[195],"simulation":[196],"framework":[197],"verify":[198],"efficacy":[200],"architecture.":[204],"Moreover,":[205],"hardware":[207],"implementation":[208],"results":[209],"using":[210],"45-nm":[212],"standard-cell":[213],"library":[214],"demonstrate":[215],"ElastiStore's":[216],"efficiency.":[217]},"counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}