{"id":"https://openalex.org/W1976676268","doi":"https://doi.org/10.1109/tvlsi.2014.2361209","title":"Efficient Memory-Addressing Algorithms for FFT Processor Design","display_name":"Efficient Memory-Addressing Algorithms for FFT Processor Design","publication_year":2014,"publication_date":"2014-10-20","ids":{"openalex":"https://openalex.org/W1976676268","doi":"https://doi.org/10.1109/tvlsi.2014.2361209","mag":"1976676268"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2014.2361209","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2361209","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029828204","display_name":"Hsin-Fu Luo","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Hsin-Fu Luo","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","Department of Electrical Engineering, National Cheng Kung University, Tainan (Taiwan)"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan (Taiwan)","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100365627","display_name":"Yijun Liu","orcid":"https://orcid.org/0000-0002-4228-4684"},"institutions":[{"id":"https://openalex.org/I4210166867","display_name":"National Applied Research Laboratories","ror":"https://ror.org/05wcstg80","country_code":"TW","type":"funder","lineage":["https://openalex.org/I4210128167","https://openalex.org/I4210166867"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yi-Jun Liu","raw_affiliation_strings":["National Chip Implementation Center, National Applied Research Laboratories, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chip Implementation Center, National Applied Research Laboratories, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210166867"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053167526","display_name":"Ming\u2010Der Shieh","orcid":"https://orcid.org/0000-0002-7361-1860"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ming-Der Shieh","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","Department of Electrical Engineering, National Cheng Kung University, Tainan (Taiwan)"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan (Taiwan)","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5029828204"],"corresponding_institution_ids":["https://openalex.org/I91807558"],"apc_list":null,"apc_paid":null,"fwci":3.2026,"has_fulltext":false,"cited_by_count":45,"citation_normalized_percentile":{"value":0.92240032,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"23","issue":"10","first_page":"2162","last_page":"2172"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.7741597890853882},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.753257691860199},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.5922081470489502},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.5788882970809937},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5076116323471069},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.48477667570114136},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.48467734456062317},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.46263545751571655},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.4389430284500122},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.43583914637565613},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40190649032592773},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.392081081867218},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.31176501512527466},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.18523657321929932}],"concepts":[{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.7741597890853882},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.753257691860199},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.5922081470489502},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.5788882970809937},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5076116323471069},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48477667570114136},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.48467734456062317},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.46263545751571655},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.4389430284500122},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.43583914637565613},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40190649032592773},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.392081081867218},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.31176501512527466},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18523657321929932}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2014.2361209","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2361209","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8600000143051147,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1666937382","https://openalex.org/W1914129518","https://openalex.org/W1980731989","https://openalex.org/W2011596161","https://openalex.org/W2082275189","https://openalex.org/W2102030243","https://openalex.org/W2104865560","https://openalex.org/W2109070029","https://openalex.org/W2114028286","https://openalex.org/W2116892794","https://openalex.org/W2135440536","https://openalex.org/W2136303409","https://openalex.org/W2138594561","https://openalex.org/W2141685778","https://openalex.org/W2146958766","https://openalex.org/W2148951605","https://openalex.org/W2157530230","https://openalex.org/W2166885486","https://openalex.org/W2534948908","https://openalex.org/W2541332695","https://openalex.org/W6637082447","https://openalex.org/W6639825878","https://openalex.org/W6680479098","https://openalex.org/W6728192890"],"related_works":["https://openalex.org/W4242495027","https://openalex.org/W2019238062","https://openalex.org/W3048967625","https://openalex.org/W2056436264","https://openalex.org/W2354036839","https://openalex.org/W2561005478","https://openalex.org/W3093911585","https://openalex.org/W4389371524","https://openalex.org/W1837030695","https://openalex.org/W2136268150"],"abstract_inverted_index":{"This":[0],"paper":[1],"explores":[2],"efficient":[3],"memory":[4,48,114],"management":[5],"schemes":[6],"for":[7,97],"memory-based":[8,33,56],"architectures":[9,35],"of":[10,32,70,127],"the":[11,26,62,112,128],"fast":[12],"Fourier":[13],"transform":[14],"(FFT).":[15],"A":[16],"data":[17],"relocation":[18],"scheme":[19,77,115],"that":[20,111],"merges":[21],"multiple":[22],"banks":[23],"to":[24,80,85],"lower":[25],"area":[27,71,119],"requirement":[28],"and":[29,72,120],"power":[30,73,88,123],"dissipation":[31],"FFT":[34,57,83,93],"is":[36,78,95],"proposed.":[37],"The":[38,75],"proposed":[39,76,113],"memory-addressing":[40],"method":[41],"can":[42],"effectively":[43],"deal":[44],"with":[45,49,54,125],"single-port,":[46],"merged-bank":[47],"high-radix":[50],"processing":[51],"elements.":[52],"Compared":[53],"conventional":[55],"designs":[58],"using":[59,103],"dual-port":[60],"memory,":[61],"derived":[63],"architecture":[64,84],"has":[65],"better":[66],"performance":[67],"in":[68],"terms":[69],"consumption.":[74],"extended":[79],"a":[81],"cached-memory":[82,92],"further":[86],"reduce":[87],"dissipation.":[89],"An":[90],"8192-point":[91],"processor":[94],"implemented":[96],"digital":[98],"video":[99],"broadcasting-terrestrial/handheld":[100],"applications":[101],"by":[102],"0.18-\u03bcm":[104],"1P6M":[105],"CMOS":[106],"technology.":[107],"Experimental":[108],"results":[109],"show":[110],"consumes":[116],"10.1%-29.3%":[117],"less":[118,122],"9.6%-67.9%":[121],"compared":[124],"those":[126],"multibank":[129],"design.":[130]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":11},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}