{"id":"https://openalex.org/W2093138466","doi":"https://doi.org/10.1109/tvlsi.2014.2357476","title":"MCU Tolerance in SRAMs Through Low-Redundancy Triple Adjacent Error Correction","display_name":"MCU Tolerance in SRAMs Through Low-Redundancy Triple Adjacent Error Correction","publication_year":2014,"publication_date":"2014-10-02","ids":{"openalex":"https://openalex.org/W2093138466","doi":"https://doi.org/10.1109/tvlsi.2014.2357476","mag":"2093138466"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2014.2357476","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2357476","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/10251/88035","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060028118","display_name":"Luis-J. Saiz-Adalid","orcid":"https://orcid.org/0000-0002-4868-2050"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Luis-J. Saiz-Adalid","raw_affiliation_strings":["Instituto de Aplicaciones de las Techonog\u00edas de la Informaci\u00f3n y de las Comunicaciones Avanzadas, Universitat Polit\u00e8cnica de Val\u00e8ncia, Valencia, Spain","[Instituto de Aplicaciones de las Techonog\u00edas de la Informaci\u00f3n y de las Comunicaciones Avanzadas, Universitat Polit\u00e8cnica de Val\u00e8ncia, Valencia, Spain]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Aplicaciones de las Techonog\u00edas de la Informaci\u00f3n y de las Comunicaciones Avanzadas, Universitat Polit\u00e8cnica de Val\u00e8ncia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"[Instituto de Aplicaciones de las Techonog\u00edas de la Informaci\u00f3n y de las Comunicaciones Avanzadas, Universitat Polit\u00e8cnica de Val\u00e8ncia, Valencia, Spain]","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080322790","display_name":"Pedro Reviriego","orcid":"https://orcid.org/0000-0003-2540-5234"},"institutions":[{"id":"https://openalex.org/I3020445194","display_name":"Universidad Nebrija","ror":"https://ror.org/03tzyrt94","country_code":"ES","type":"education","lineage":["https://openalex.org/I3020445194"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Pedro Reviriego","raw_affiliation_strings":["Universidad Antonio de Nebrija, Madrid, Spain",", Universidad Antonio de Nebrija, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidad Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]},{"raw_affiliation_string":", Universidad Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111992163","display_name":"Pedro Gil","orcid":null},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Pedro Gil","raw_affiliation_strings":["Instituto de Aplicaciones de las Techonog\u00edas de la Informaci\u00f3n y de las Comunicaciones Avanzadas, Universitat Polit\u00e8cnica de Val\u00e8ncia, Valencia, Spain","[Instituto de Aplicaciones de las Techonog\u00edas de la Informaci\u00f3n y de las Comunicaciones Avanzadas, Universitat Polit\u00e8cnica de Val\u00e8ncia, Valencia, Spain]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Aplicaciones de las Techonog\u00edas de la Informaci\u00f3n y de las Comunicaciones Avanzadas, Universitat Polit\u00e8cnica de Val\u00e8ncia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"[Instituto de Aplicaciones de las Techonog\u00edas de la Informaci\u00f3n y de las Comunicaciones Avanzadas, Universitat Polit\u00e8cnica de Val\u00e8ncia, Valencia, Spain]","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010562631","display_name":"Salvatore Pontarelli","orcid":"https://orcid.org/0000-0002-3626-6404"},"institutions":[{"id":"https://openalex.org/I4210099310","display_name":"Consorzio Nazionale Interuniversitario per le Telecomunicazioni","ror":"https://ror.org/0182a5n39","country_code":"IT","type":"funder","lineage":["https://openalex.org/I4210099310"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Salvatore Pontarelli","raw_affiliation_strings":["Consorzio Nazionale Interuniversitario per le Telecomunicazioni, Rome, Italy",", Consorzio Nazionale Interuniversitario per le Telecomunicazioni, Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Consorzio Nazionale Interuniversitario per le Telecomunicazioni, Rome, Italy","institution_ids":["https://openalex.org/I4210099310"]},{"raw_affiliation_string":", Consorzio Nazionale Interuniversitario per le Telecomunicazioni, Rome, Italy","institution_ids":["https://openalex.org/I4210099310"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044495372","display_name":"Juan Antonio Maestro","orcid":"https://orcid.org/0000-0001-7133-9026"},"institutions":[{"id":"https://openalex.org/I3020445194","display_name":"Universidad Nebrija","ror":"https://ror.org/03tzyrt94","country_code":"ES","type":"education","lineage":["https://openalex.org/I3020445194"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Juan Antonio Maestro","raw_affiliation_strings":["Universidad Antonio de Nebrija, Madrid, Spain",", Universidad Antonio de Nebrija, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidad Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]},{"raw_affiliation_string":", Universidad Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.2791,"has_fulltext":false,"cited_by_count":62,"citation_normalized_percentile":{"value":0.8968456,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":100},"biblio":{"volume":"23","issue":"10","first_page":"2332","last_page":"2336"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.6593316793441772},{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.5729899406433105},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4781138300895691},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.4633629024028778},{"id":"https://openalex.org/keywords/triple-junction","display_name":"Triple junction","score":0.46162086725234985},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.431723415851593},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4251725971698761},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4085177779197693},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18772920966148376},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.178935706615448},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17166003584861755},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.16825658082962036},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.1571914553642273},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.11752316355705261}],"concepts":[{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6593316793441772},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.5729899406433105},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4781138300895691},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.4633629024028778},{"id":"https://openalex.org/C2778282194","wikidata":"https://www.wikidata.org/wiki/Q1199041","display_name":"Triple junction","level":2,"score":0.46162086725234985},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.431723415851593},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4251725971698761},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4085177779197693},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18772920966148376},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.178935706615448},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17166003584861755},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.16825658082962036},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.1571914553642273},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.11752316355705261}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/tvlsi.2014.2357476","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2357476","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:research-information.bris.ac.uk:openaire_cris_publications/d2cae1e6-3af4-41e5-9f0b-57420f94915c","is_oa":false,"landing_page_url":"https://research-information.bris.ac.uk/en/publications/d2cae1e6-3af4-41e5-9f0b-57420f94915c","pdf_url":null,"source":{"id":"https://openalex.org/S7407055359","display_name":"Explore Bristol Research","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Saiz-Adalid, L J, Reviriego, P, Gil, P, Pontarelli, S & Maestro, J A 2014, 'MCU Tolerance in SRAMs Through Low-Redundancy Triple Adjacent Error Correction', IEEE Transactions on Very Large Scale Integration (VLSI) Systems. https://doi.org/10.1109/TVLSI.2014.2357476","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:research-information.bris.ac.uk:publications/d2cae1e6-3af4-41e5-9f0b-57420f94915c","is_oa":false,"landing_page_url":"https://hdl.handle.net/1983/d2cae1e6-3af4-41e5-9f0b-57420f94915c","pdf_url":null,"source":{"id":"https://openalex.org/S7407055359","display_name":"Explore Bristol Research","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Saiz-Adalid, L J, Reviriego, P, Gil, P, Pontarelli, S & Maestro, J A 2014, 'MCU Tolerance in SRAMs Through Low-Redundancy Triple Adjacent Error Correction', IEEE Transactions on Very Large Scale Integration (VLSI) Systems. https://doi.org/10.1109/TVLSI.2014.2357476","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:riunet.upv.es:10251/88035","is_oa":true,"landing_page_url":"http://hdl.handle.net/10251/88035","pdf_url":null,"source":{"id":"https://openalex.org/S4306400639","display_name":"RiuNet (Universitat Polit\u00e8cnica de Val\u00e8ncia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I60053951","host_organization_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","host_organization_lineage":["https://openalex.org/I60053951"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:riunet.upv.es:10251/88035","is_oa":true,"landing_page_url":"http://hdl.handle.net/10251/88035","pdf_url":null,"source":{"id":"https://openalex.org/S4306400639","display_name":"RiuNet (Universitat Polit\u00e8cnica de Val\u00e8ncia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I60053951","host_organization_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","host_organization_lineage":["https://openalex.org/I60053951"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G6267579572","display_name":null,"funder_award_id":"SP20120806","funder_id":"https://openalex.org/F4320334905","funder_display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia"}],"funders":[{"id":"https://openalex.org/F4320334905","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W162671561","https://openalex.org/W1991249253","https://openalex.org/W2009014360","https://openalex.org/W2021708499","https://openalex.org/W2025474944","https://openalex.org/W2059625562","https://openalex.org/W2067829530","https://openalex.org/W2082001923","https://openalex.org/W2095660925","https://openalex.org/W2097297781","https://openalex.org/W2110196049","https://openalex.org/W2118637853","https://openalex.org/W2120000030","https://openalex.org/W2134910804","https://openalex.org/W2138815251","https://openalex.org/W2151529344","https://openalex.org/W2152652532","https://openalex.org/W2153013263","https://openalex.org/W2942537621"],"related_works":["https://openalex.org/W2057698253","https://openalex.org/W3180409838","https://openalex.org/W1996101291","https://openalex.org/W2110991008","https://openalex.org/W2981191153","https://openalex.org/W2000201823","https://openalex.org/W2042832476","https://openalex.org/W2149051075","https://openalex.org/W2061536619","https://openalex.org/W2394408226"],"abstract_inverted_index":{"Static":[0],"random":[1],"access":[2],"memories":[3,30],"(SRAMs)":[4],"are":[5,11,49,115,166,196],"key":[6,27],"in":[7,21,60,79,160],"electronic":[8],"systems.":[9],"They":[10,198],"used":[12,51],"not":[13,167],"only":[14],"as":[15,137,152,178],"standalone":[16],"devices,":[17],"but":[18],"also":[19],"embedded":[20],"application":[22],"specific":[23],"integrated":[24],"circuits.":[25],"One":[26],"challenge":[28],"for":[29,76],"is":[31],"their":[32,120],"susceptibility":[33],"to":[34,52,101,169],"radiation-induced":[35],"soft":[36,57],"errors":[37,58,88,114,126,130,191,195],"that":[38,89,123,186,212],"change":[39],"the":[40,73,82,85,146,161],"value":[41],"of":[42,87,149],"memory":[43,94],"cells.":[44],"Error":[45],"correction":[46,143],"codes":[47,69,155,185,214],"(ECCs)":[48],"commonly":[50],"ensure":[53],"correct":[54,124,188],"data":[55,77],"despite":[56],"effects":[59],"semiconductor":[61],"memories.":[62],"Single":[63],"error":[64,66,139,142,217],"correction/double":[65,140],"detection":[67],"(SEC-DED)":[68],"have":[70,131,199,215],"been":[71,132,200],"traditionally":[72],"preferred":[74],"choice":[75],"protection":[78,218],"SRAMs.":[80],"During":[81],"last":[83],"decade,":[84],"percentage":[86],"affect":[90,175],"more":[91,176],"than":[92],"one":[93],"cell":[95,103],"has":[96],"increased":[97],"substantially,":[98],"mainly":[99],"due":[100],"multiple":[102],"upsets":[104],"(MCUs)":[105],"caused":[106],"by":[107,112],"radiation.":[108],"The":[109],"bits":[110,151,177],"affected":[111],"these":[113],"physically":[116],"close.":[117],"To":[118],"mitigate":[119],"effects,":[121],"ECCs":[122],"single":[125,138],"and":[127,156,192,206,223],"double":[128,170],"adjacent":[129,141,171,190],"proposed.":[133],"These":[134],"codes,":[135],"known":[136],"(SEC-DAEC),":[144],"require":[145],"same":[147],"number":[148],"parity":[150],"traditional":[153],"SEC-DED":[154],"a":[157,203,220],"moderate":[158,221],"increase":[159],"decoder":[162],"complexity.":[163],"However,":[164],"MCUs":[165],"limited":[168],"errors,":[172],"because":[173],"they":[174],"technology":[179],"scales.":[180],"In":[181],"this":[182],"brief,":[183],"new":[184],"can":[187],"triple":[189],"3-bit":[193],"burst":[194],"presented.":[197],"implemented":[201],"using":[202],"45-nm":[204],"library":[205],"compared":[207],"with":[208,219],"previous":[209],"proposals,":[210],"showing":[211],"our":[213],"better":[216],"overhead":[222],"low":[224],"redundancy.":[225]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":9},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":8},{"year":2019,"cited_by_count":15},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}